4190.308: Computer Architecture Final Exam December 19th, 2017 Professor Jae W. Lee

Student ID #: _		
Name:		_

This is a closed book, closed notes exam.

120 Minutes

16 Pages

(+ 2 Appendix Pages)

Total Score: 200 points

Notes:

- Please turn off all of your electronic devices (phones, tablets, notebooks, netbooks, and so on). A clock is available on the lecture screen.
- Please stay in the classroom until the end of the examination.
- You must not discuss the exam's contents with other students during the exam.
- You must not use any notes on papers, electronic devices, desks, or part of your body.

(This page is intentionally left blank. Feel free to use as you like.)

Part A: Short Answers (24 points)

Question 1 (24 points)

(True/False)

Please answer the following questions. You don't have to justify your answer—just write down your answer only.

Do not guess. You will get 4 points for each correct answer and lose 4 points for each wrong answer (but 0 point for no answer).

- (1) Pipelining improves both the latency of an instruction and throughput. (True/False)
 (2) For both DRAM and disks, access time (in second) has been scaling much more slowly than capacity (in \$/MB). (True/False)
 (3) Assuming the capacity and block size of a cache remain fixed, doubling the associativity doubles the number of tags in the cache. (True/False)
 (4) Increasing cache block size helps exploiting spatial locality. (True/False)
 (5) When you summarize performance metrics represented in ratio, geometric mean is used.
- (6) The performance of a GPU is not affected by the frequency of conditional branches as it runs many threads in parallel. (True/False)


Part B: Pipelining (36 points)

Question 2 (36 points)

SNU Computers Corp. (SCC) has been selling Y86-64 compatible processors, called $s5^{\text{TM}}$ processor family. The figure below shows the pipeline of the $s5^{\text{TM}}$ processor family, which implements full forwarding logic.

The mid-range $s5^{\text{TM}}$ processor targets the PC market with the following features:

- Standard five stage (F, D, E, M, W) pipeline
- Forwarding logic for data and control hazard
- Predict that the branches are always taken (including call)



SCC's mid-range s5TM processor pipeline

(1) We will evaluate the following test code.

I1: addq \$1, %r9
I2: mrmovq (%r9), %r10
I3: popq %r10
I4: mrmovq (%r10), %r9
I5: addq %r10, %r9

Count how many cycles will be needed to execute the test code on $s5^{\text{TM}}$ by writing out each instruction's progress through the pipeline by filling in the table below with pipeline stages (F: Fetch, D: Decode, E: Execute, M: Memory, W: Write Back).

Cycle / Instr	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
I1	F	D	E	М	W										
I2															
I3															
I4															
I5															

(2) Again, we will evaluate another following test code, starting from I1.

(<u>-) 115</u> 4111, 110	Will evaluate another ronowing te	st code, starting from 11.
I1: callq	F1	F1: mrmovq (%rsp), %r9
I2: addq	\$1, %r9	F2: rmmovq %r9, (%rsp)
		F3: ret

Count how many cycles will be needed to execute the test code on $s5^{TM}$ by filling in the table below.

Cycle / Instr	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
I1	F	D	E	М	W										
F1															
F2															
F3															
I2															

(3) Following are HCL codes of the four control signals of $s5^{TM}$ related to exception handling logic. Fill in the blanks below. You may use constants of SAOK, SHLT, SADR, SINS to indicate the type of exception.

```
int f stat = [
   imem_error : ____;
   !instr_valid : ____;
   f_icode == IHALT : ____;
   1:;
int m_stat = [
   dmem_error : _____;
   1:____;
];
int Stat = [ # final status determined at writeback stage
   # SBUB in earlier stages indicates bubble
   W_stat == SBUB : ____;
   1 : ____;
];
# Should the condition codes be updated?
bool set cc = E icode == IOPQ &&
    # State changes only during normal operation
```

Part C: Caches (42 points)

Question 3 (18 points)

Let's assume the baseline cache design can be characterized by three parameters: (# of sets, Associativity, Block size) = (S_0, E_0, B_0) . Ben Bitdiddle is exploring three strategies to double the cache size. For each of the following three strategies, identify what type(s) of cache misses (among the 3C's) are reduced and explain why briefly.

(1) $(S, E, B) = (2S_0, E_0, B_0)$: Doubling the number of sets

(2) $(S, E, B) = (S_0, 2E_0, B_0)$: Doubling the associativity

(3) $(S, E, B) = (S_0, E_0, 2B_0)$: Doubling the block size

Question 4 (24 points)

In this question we want to calculate the cache miss rate for a given program analytically. Assume the following parameters for the cache (data cache only):

Parameter	Value
# of sets (S)	4
Cache block size (B)	64 bytes
Associativity (E)	1 (direct-mapped)
Size of int data	4 bytes

For each of the following three versions of the same program, calculate <u>the total number of cache misses</u> (not average miss rate). Here are assumptions:

- The data cache is initially empty.
- Accesses to the array A[] are the only memory accesses.
- The declaration of A[N*N] generates no memory access.
- The address of A[0] is aligned to a multiple of 32.

```
int N = 32;
int A[N*N];

for (i = 0; i < N; i++) {
   for (j = 0; j < N; j++) {
     int sum = 0;
     for (k = 0; k < N; k++)
        sum += i * j * k;
     A[i * N + j] = sum;
   }
}</pre>
```


```
int N = 32;
int A[N*N];

for (k = 0; k < N; k++) {
  for (i = 0; i < N; i++) {
    int r = i * k;
    for (j = 0; j < N; j++)
        A[i * N + j] += r * j;
    }
}</pre>
```

Part D: Cache and Virtual Memory (64 points)

Question 5 (12 points)

The figure below shows the access path of a physically addressed cache integrated with virtual memory.



Express the order of an access by a sequence of numbers on the access path, assuming the following three conditions

1) TLB hit, Cache hit for PTE, Cache hit for requested instruction/data

 $\widehat{(1)} \rightarrow$

2) TLB Miss, Cache hit for PTE, Cache hit for requested instruction/data


 \bigcirc

3) TLB Miss, Cache miss for PTE, Cache miss for requested instruction/data

 $\widehat{(1)} \rightarrow$

Question 6 (16 points)

Let's assume that a process is using the virtual pages $0 \sim 2047$ (0x7FF), 9215 (0x23FF), and 1048575 (0xFFFFF), as shown in the figure on the right. The address space is 32-bit, page size is 4KB, and a page table entry takes 4 bytes. Please answer the following questions.



1) What is the total size of a two-level page table assuming the L1 page table has 256 (=28) entries?

2) If a memory request misses at both TLB and the cache, how many memory references are necessary to fulfill this request? Explain briefly what each reference is for. Assume the PTE for the requested address is valid.

Question 7 (36 points)

For the rest of this question, please assume the following

- Page size = 4096 bytes
- 20-bit virtual address
- 16-bit physical address
- 4-way set associative TLB with 16 entries
- 2-way set associative, physically addressed cache with 64 bytes/block

We ask you to follow step-by-step operations of a 2-way physically addressed cache.

Set	Tag	PPN	Valid									
0	03	В	1	07	6	0	28	3	1	01	F	0
1	31	0	1	12	3	0	07	Е	1	0B	1	1
2	2A	A	0	11	1	1	1F	8	1	07	5	1
3	07	3	1	3F	F	0	10	D	1	32	0	0

Initial TLB state (16 entries)

Index	Tag	Valid	Tag	Valid
0	5A	1	-	0
1	11	1	-	0
2	3A	1	-	0
3	0E	1	-	0
4	63	1	-	0
5	35	1	-	0
6	70	1	-	0
7	45	1	-	0

Initial cache state (16 entries, only tag and valid bits are shown)

hexadecimal number. (Note: You should write 'X' if the value would be not specified.)							
PPN:							
CO (cache offset):							
CI (cache index):							
CT (cache tag):							
,	PPN: CO (cache offset): CI (cache index):						

Cache hit? (Y/N)

(1) Assume we access the cache with virtual address 0xC5D70. Please fill out the blank in

(2) Assuming the Least Recently Used (LRU) replacement policy, what will be the final cache state after accessing the following address sequence? Fill out the table below with the new cache state.

Address sequence (all in *virtual* address):

$$0x0C40C \rightarrow 0x7E040 \rightarrow 0x46CC4 \rightarrow 0x7EBD8$$

 $\rightarrow 0x1FBF4 \rightarrow 0x1D180 \rightarrow 0x2D1A0 \rightarrow 0xA0400$


Index	Tag	Valid	Tag	Valid
0				
1				
2				
3				
4				
5				
6				
7				

(3) What will be the cache hit rate for (2)?

Part E: Performance (34 points)

Question 8 (14 points)

Alice Hacker ran a loop with array accesses as she varied the size of the array, and the figure below shows the results. She observed execution time per array element was increased significantly whenever the array failed to fit in L1/L2/L3 caches, respectively. However, she found an unexplained performance discontinuity when the array size was between 2M and 4M (as circled below). Can you explain why in one paragraph?



Question 9 (20 points)

You are the chief architect of $sPhone^{TM}$ 11, your company's next-generation smartphone. The CPU of $sPhone^{TM}$ 11 will adopt a cool new feature, called *dynamic frequency scaling (DFS)*, where the CPU can select one of the two operating modes with different frequency settings: high-performance mode and low-power mode. In this way the smartphone can maximize battery life while maintaining good performance. You decided to characterize the two operation modes using a killer messaging app, titled $Papaya\ Talk^{TM}$. The two operation modes are assumed to have the same CPIs and instruction counts but different clock rates (and operating voltages), and the performance of the app is analyzed as follows:

Instruction Type	Instruction count	Clock cycles per instr	Clock (GI	
instruction Type	(millions)	(CPI)	High Perf	Low Power
Arithmetic & Logic	10	2		
Load & Store	8	6	1.6	1.0
Branch	5	4	1.0	1.0
Miscellaneous	2	4		

(1) What is the average CPI for this app?

(2) What are the CPU times of this app in the two operating modes? (Note: Be sure to include time units.)

(This page is intentionally left blank. Feel free to use as you like.)

Appendix A: X86-64 assembly

Common instructions

src, dst

mov

1110 V 31 C, U3C	ust = 510
movsbl src, dst	byte to int, sign-extend
movzbl src, dst	byte to int, zero-fill
lea addr, dst	dst = addr
add src, dst	dst += src
sub src, dst	dst -= src
imul src, dst	dst *= src
neg dst	dst = -dst (arith inverse)
sal count, dst	dst <<= count
sar count, dst	dst >>= count (arith shift)
shr count, dst	dst >>= count (logical shift)
and src, dst	dst &= src
or src, dst	dst = src
xor src, dst	dst ^= src
not dst	dst = ~dst (bitwise inverse)
cmp a, b	b-a, set flags
test a, b	a&b, set flags
jmp label	jump to label (unconditional)
je label	jump equal ZF=1
jne label	jump not equal ZF=0
js label	jump negative SF=1
jns label	jump not negative SF=0
jg label	jump > (signed) ZF=0 and SF=OF

dst = src

ile label jump <= (signed) ZF=1 or SF!=OF ia label jump > (unsigned) CF=0 and ZF=0 **jb** label jump < (unsigned) CF=1 push src add to top of stack Mem[--%rsp] = srcpop dst remove top from stack dst = Mem[%rsp++]

push %rip, jmp to fn call fn

ret pop %rip

Instruction s **b** byte

jge label

jl label

Instruction suffixes	Cond	dition flags
b byte	ZF	Zero flag
w word (2 bytes)	SF	Sign flag
1 long/doubleword (4 bytes)	CF	Carry flag
q quadword (8 bytes)	OF	Overflow flag

jump >= (signed) SF=OF

jump < (signed) SF!=OF

Suffix is elided when can be inferred from operands e.g. operand %rax implies q, %eax implies 1, and so on

IEEE 754 FLOATING-POINT STANDARD

where Single Precision Bias = 127.	$-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - Bias)}$
Double Precision Bias = 1023.	where Single Precision Bias = 127,

IEEE Single Precis	sion and
Double Precision	Formats:

IEEE 754 Symbols								
Exponent Fraction Object								
0	0	± 0						
0	≠0	± Denorm						
1 to MAX - 1	anything	± Fl. Pt. Num.						
MAX	0	±∞						
MAX	≠0	NaN						
S.P. MAX = 255, D.P. MAX = 2047								

S	Exponent	Fraction
31	30 23	. 0
S	Exponent	Fraction
63	62	52 51 0

Registers

%rip	Instruction pointer
%rsp	Stack pointer
%rax	Return value
%rdi	1st argument
%rsi	2nd argument
%rdx	3rd argument
%rcx	4th argument
%r8	5th argument
%r9	6th argument
%r10,%r11	Caller-saved
%rbx,%rbp,	
%r12%15	Callee-saved

Addressing modes

Example source operands to mov

In	nmedi	ate
	¢ Over	4

mov \$0x5, dst

\$val source is constant value

Register

mov %rax, dst

%R

R is register

source in %R register

Direct

mov 0x4033d0, dst

0xaddr

source read from Mem[0xaddr]

Indirect

mov <u>(%rax)</u>, dst

(%R)

R is register

source read from Mem[%R]

Indirect displacement

mov 8(%rax), dst

D(%R)

R is register

D is displacement

source read from Mem[%R + D]

Indirect scaled-index

mov 8(%rsp, %rcx, 4), dst D(%RB,%RI,S) RB is register for base RI is register for index (0 if empty) D is displacement (0 if empty) S is scale 1, 2, 4 or 8 (1 if empty)

source read from

Mem[%RB + D + S*%RI]

^{*} Originally from Stanford CS107; modified for SNU CSE 4190.308

Appendix B: Y86-64 (Instruction Set)

Instruction	icode:fr	1	rA:rB								
	byte 0		1	2	3	4	5	6	7	8	9
halt	0 = IHALT	0									
nop	1 = INOP	0									
cmovXX rA, rB	2 = IRRMOVQ	fn									
rrmovq		0									
cmovle cmovl		2									
cmove		3									
cmovne		4									
cmovge cmovg		5 6									
CIIIOVB		LJ									9
irmovq V, rB	3 = IIRMOVQ	0	F rB	V							
rmmovq rA, D(rB)	4 = IRMMOVQ	0	rA rB	D							
mrmovq D(rB), rA	5 = IMRMOVQ	0	rA rB	D							
OPq rA, rB	6 = IOPQ	fn	rA rB								
addq		0									
subq		1									
andq xorq		3									
·										8	
jXX Dest	7 = IJXX	fn	Dest								
jmp		0									
jle jl		1 2									
je		3									
jne 		4									
jge jg		5 6									
										8	
call Dest	8 = ICALL	0	Dest								
ret	9 = IRET	0									
pushq rA	A = IPUSHQ	0	rA F								
popq rA	B = IPOPQ	0	rA F								

Register encoding

0	1	2	3	4	5	6	7
%rax	%rcx	%rdx	%rbx	%rsp	%rbp	%rsi	%rdi
8	9	Α	В	С	D	Е	F
%r8	%r9	%r10	%r11	%r12	%r13	%r14	No register