4190.308: Computer Architecture Final Exam December 16th, 2016 Professor Jae W. Lee

Student ID #:		
Name:		

This is a closed book, closed notes exam.

120 Minutes

16 Pages

(+ 2 Appendix Pages)

Total Score: 200 points

Notes:

- Please turn off all of your electronic devices (phones, tablets, notebooks, netbooks, and so on). A clock is available on the lecture screen.
- Please stay in the classroom until the end of the examination.
- You must not discuss the exam's contents with other students during the exam.
- You must not use any notes on papers, electronic devices, desks, or part of your body.

(This page is intentionally left blank. Feel free to use as you like.)

Part A: Short Answers (20 points)

Question 1 (20 points)

Please answer the following questions. You don't have to justify your answer—just write down your answer only.


Do not guess. You will get 4 points for each correct answer and lose 4 points for each wrong answer (but 0 point for no answer).

- (1) CISC architectures (e.g., Intel x86-64) generally have an advantage in code size over RISC architectures (e.g., MIPS, ARM). (True/False)
- (2) If two processors implement the same ISA, one with higher clock frequency *always* performs better. (True/False)
- (3) Instruction pipelining not only increases throughput but also reduces the latency of each individual instruction. (True/False)
- (4) Assuming the cache size is fixed, the number of index bits decreases as we increase the associativity. (True/False)
- (5) Write down three types of cache misses.

Part B: Pipelining (32 points)

Question 2 (32 points)

SNU Electronics Inc. (SEI) has two product lines of Y86-64 compatible processors: low-end $s3^{\text{TM}}$ processor family and high-end $s7^{\text{TM}}$ processor family. The figure below shows the pipeline of the $s7^{\text{TM}}$ processor family, which implements full forwarding logic.



SEI's high-end s7TM processor pipeline

We will evaluate the performance of both processors using the following test code:

```
I1: popq %rax
I2: addq %r10, %rax
I3: xorq %rax, %rax
I4: je I6 # branch to I6 if equal-to-zero
I5: mrmovq (%rbx), %r11
I6: irmovq $2016, %rdx
I7: subq %rdx, %rax
```

- (1) The $s3^{\text{TM}}$ processor is a stripped-down version of $s7^{\text{TM}}$, targeting the low-cost market with the following features:
 - Standard five (5) stage (F, D, E, M, W) pipeline
 - No forwarding logic
 - Stalls on all data and control hazards
 - Instructions are not fetched until branch condition is checked.
 - The same register CAN be read & written on the **same** clock cycle.

Count how many cycles will be needed to execute the test code on $s3^{\text{TM}}$ by writing out each instruction's progress through the pipeline by filling in the table below with pipeline stages (F: Fetch, D: Decode, E: Execute, M: Memory, W: Write Back).


Notes: Don't show any instruction that was not executed.

Cycle / Instr	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
I1	F	D	Е	M	W															

- (2) The high-end $s7^{\text{TM}}$ processor targets high-performance market with the following features:
 - Standard five (5) stage (F, D, E, M, W) pipeline
 - Forwarding logic for data and control hazard
 - Branch prediction strategy
 - o Conditional jumps: never taken (NT)
 - o Call and unconditional jumps: to predict next PC to be destination
 - o No prediction for return instruction
 - The same register CAN be read & written on the **same** clock cycle.

Cycle / Instr	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
I1	F	D	E	M	W															

(3) Here is a figure of the pipeline control logic of $s7^{\text{TM}}$. Fill out the HCL code of the four control signals below. (e_Cnd: Boolean value showing whether a branch is taken or not.)




bool F_stall =		
bool D_stall =		
bool D_bubble =		
bool E_bubble =		

Part C: Caches (38 points)

Question 3 (14 points)

Let's assume that the new 32-bit address layout taking the index from the upper bits instead of lower bits.



For the following C program with a direct mapped cache, the cache hit rate will increase/decrease/not change (**select one**) by adopting new address layout. Explain why in one paragraph.

```
int A[1024];  // 4 KB array

for (i=0; i<M; i++)
  for (j=0; j<1024; j++)
    read(A[j]);  // accessing array element A[j]</pre>
```

Question 4 (24 points)

In this question we want to calculate the cache miss rate for a given program analytically. Consider the following cache configuration (data cache only):

Parameter	Value
Cache size	32 KB (2 ¹⁵ bytes)
Cache block size (B)	64 bytes
Associativity (E)	1 (direct-mapped)
Size of int data	4 bytes

For each of the following programs, calculate the *average* cache miss rate. Assume there are no other memory accesses than those to array A[].

(a) Assume the cache is initially empty.

```
int A[16384]; // 64 KB array
for (i=0; i<16384; i++)
  read(A[i]); // accessing array element A[i]</pre>
```

(b) Assume the cache is initially empty.

```
int A[16384]; // 64 KB array
for (i=0; i<16384; i++) {
  int my_idx = (i*16) % 16384;


  // accessing array element A[my_idx]
  read(A[my_idx]);
}</pre>
```

(c) Assume the cache is initially filled with the first half of array A[].

```
int A[16384];  // 64 KB array
for (i=0; i<16384; i++) {
    // random index between 0 and 16384
    int my_idx = random() % 16384;
    // accessing array element A[my_idx]
    read(A[my_idx]);
}</pre>
```

Part D: Cache and Virtual Memory (92 points)

The figure below shows the access path of a physically addressed cache integrated with VM.



Question 5 (16 points)

To speed up L1 cache accesses, modern CPUs implement *virtually indexed physically tagged cache*. How does a virtually indexed physically tagged cache work and why it has shorter access time than the physically addressed cache shown above? Write your answer in one paragraph.


Question 6 (16 points)

In a physically addressed cache, a memory reference can encounter three different types of misses: a TLB miss, a page fault, and a cache miss. Consider all the combination of these three events with one or more occurring (Case 1-7). Identify **all** possible cases that can occur among the seven cases. (*Note*: You don't have to justify your answer.)

Case #	TLB	Page table	Cache
1	Hit	Hit	Miss
2	Hit	Miss	Hit
3	Hit	Miss	Miss
4	Miss	Hit	Hit
5	Miss	Hit	Miss
6	Miss	Miss	Hit
7	Miss	Miss	Miss

Question 7 (24 points)

Assuming that a process is using the virtual pages $0 \sim 2047$, 9215, and 1048575, as shown in the figure below. The address space is 32-bit, a page is 4KB, and a page table entry takes 4 bytes. Please answer the following questions.



1) What is the size of the page table if a one-level linear page table is used?

2) What is the size of the page table if a 2-level page table is used? Assume the L1 page table has $1024 \ (=2^{10})$ entries.

Question 8 (36 points)

For the rest of this question, please assume the following

- Page size = 64 bytes
- 14-bit virtual address
- 12-bit physical address
- 4-way set associative TLB with 16 entries
- 2-way set associative, physically addressed cache with 16 bytes/block

We ask you to follow step-by-step operations of a 2-way physically addressed cache.

Set	Tag	PPN	Valid									
0	-	-	0	03	0D	1	01	18	1	04	34	1
1	09	3E	1	-	-	0	02	04	1	0D	02	1
2	02	03	1	-	-	0	01	22	1	-	-	0
3	02	3B	1	03	2F	1	01	16	1	-	-	0

Initial TLB state (16 entries)

Index	Tag	Valid	Tag	Valid
0	14	1	-	0
1	0C	1	-	0
2	16	1	-	0
3	0F	1	-	0
4	14	1	-	0
5	01	1	-	0
6	1F	1	-	0
7	17	1	-	0

Initial cache state (16 entries, only tag and valid bits are shown)

(1)	Assume	we	access	the	cache	with	virtual	address	0x3F0.	Please	fill	out	the	blank	in
	hexadec	ima	l numb	er.											
	(Note: Y	ou s	should v	vrite	'X' if	the va	alue wo	uld be no	ot specifi	ed.)					

 VPN:
 PPN:

 TLBI:
 CO (cache offset):

 TLBT:
 CI (cache index):

 TLB hit? (Y/N)
 CT (cache tag):

 Cache hit? (Y/N)

(2) Assuming the Least Recently Used (LRU) replacement policy, what will be the final cache state after accessing the following address sequence? Fill out the table below with the new cache state.

Address sequence (all in *virtual* address):

$$0x974 \rightarrow 0xD7C \rightarrow 0x110 \rightarrow 0x310 \rightarrow 0x29C \rightarrow 0x2E8 \rightarrow 0xD70 \rightarrow 0x1C4$$

Index	Tag	Valid	Tag	Valid
0				
1				
2				
3				
4				
5				
6				
7				

(3) What will be the cache hit rate for (2)?

Part E: Performance (18 points)

Question 9 (18 points)

You are a manager responsible for deciding which processor to use for your company's new gaming console. The gaming console is required to run a killer application very fast (titled *Hungry BirdTM*). The two candidate processors (P_A and P_B) have different ISAs. The table below summarizes the performance analysis results of the application on the two processors.

Instruction Type	Instr. count (millions) Cycles per Instr. (
Instruction Type	P _A	P_B	$\mathbf{P}_{\mathbf{A}}$	$\mathbf{P}_{\mathbf{B}}$			
Arithmetic & Logic	15	20	1	1			
Load & Store	3	6	5	4			
Branch	2	4	10	7			

Clock rate						
$\mathbf{P}_{\mathbf{A}}$	P_{B}					
800 MHz	1 GHz					

(1) What are the average CPIs for this app on both processors?

(2) What are the CPU times of this app on both processors? (Note: Be sure to include time units.)

(This page is intentionally left blank. Feel free to use as you like.)

Appendix A: Y86-64 (Instruction Set)

Instruction	icode:fn	rA	:rB							
	byte 0	1	2	3	4	5	6	7	8	9
halt	0 = IHALT	0								
nop	1 = INOP	0								
cmovXX rA, rB	2 = IRRMOVQ	fn								
rrmovq cmovle cmovl cmove cmovne cmovge cmovg		0 1 2 3 4 5								
	2 7774040		T 5 T 1/							9
irmovq V, rB	3 = IIRMOVQ	0 F	rB V							
rmmovq rA, D(rB)	4 = IRMMOVQ	0 rA	rB D							
mrmovq D(rB), rA	5 = IMRMOVQ	0 rA	rB D							
OPq rA, rB	6 = IOPQ	fn rA	rB							
addq subq andq xorq		0 1 2 3							8	
jXX Dest	7 = IJXX	fn Des	t							
jmp jle jl je jne jge jg		0 1 2 3 4 5								
call Dest	8 = ICALL	0 Des	t						8	
ret	9 = IRET	0								
pushq rA	A = IPUSHQ	0 rA	F							
popq rA	B = IPOPQ	0 rA	F							

Register encoding

0	1	2	3	4	5	6	7
%rax	%rcx	%rdx	%rbx	%rsp	%rbp	%rsi	%rdi
8	9	Α	В	С	D	Е	F
%r8	%r9	%r10	%r11	%r12	%r13	%r14	No register

Appendix B: x86-64 (Instruction Set)

Common instructions

mov	src, dst d	st = src
movsb1	l src, dst by	yte to int, sign-extend
		yte to int, zero-fill
		st = addr
add		st += src
sub		st -= src
imul		st *= src
neg	src, dst d:	st = -dst(arith inverse)
	-	st <<= count
	count, dst d	st >>= count(arith shift)
shr c		st >>= count(logical shift)
and		st &= src
or		st = src
xor		st ^= src
not	dst d:	st = ~dst(bitwise inverse)
cmp		- a, set flag
test	a, b a	& b, set flag
jmp		ump to label(unconditional)
je	label ZF	equal/zero
jne		not equal/zero
js	label SF	negative
jns	label ~SF	
jg	label ~(SF^(OF)&~ZF greater(signed)
jge		OF) greater or
equal((signed)	> 7 (1)
		OF) less(signed)
jle	•	OF) ZF less or
	(signed)	, , , , ,
ja	label ~CF&	~ZF above(unsigned)
	label ~CF&	~ZF above(unsigned) below(unsigned)
ja jb	label ~CF& label CF	below(unsigned)
ja	label ~CF& label CF	below(unsigned) dd to top of stack
ja jb push	label ~CF&rlabel CF	below(unsigned) dd to top of stack em[%rsp] = src
ja jb	label ~CF&related and control	below(unsigned) dd to top of stack em[%rsp] = src emove top from stack
ja jb push	label ~CF&related and continuous	<pre>below(unsigned) dd to top of stack em[%rsp] = src emove top from stack st = Mem[%rsp++]</pre>
ja jb push pop	label ~CF&r label CF src ar dst rr dr fn pr	below(unsigned) dd to top of stack em[%rsp] = src emove top from stack

Instruction suffixes

b byte word; 2 bytes W

1 double word; 4 bytes

quad word; 8 bytes

Suffix is elided when can be inferred from operands. e.g. %rax implies q, %eax implies 1.

Condition codes / flags

Zero flag SF Sign flag CF Carry flag 0F Overflow flag

Registers

%rip Instruction pointer %rsp Stack pointer Return value %rax 1st argument %rdi %rsi 2nd argument %rdx 3rd argument %rcx 4th argument 5th argument %r8 **%r9** 6th argument %r10, %r11 Caller-saved registers %rbx, %rbp, %r12-15 Callee-saved registers

Addressing modes

Example source operands to mov Immediate: mov \$0x5, dst \$val source is constant value

Register: mov %rax, dst %R, R is register

source in %R

Direct: mov (%rax), dst source read from Mem[%R] Indirect displacement:

mov 8(%rax), dst D(%R), D is displacement source read from Mem[%R+D] Indirect scaled-index:

mov 8(%rsp,%rcx,4), dst

D(%RB, %RI, S)

source read from Mem[%RB+D+%RI*S]

IEEE 754 FLOATING-POINT STANDARD	
$(1)^{S} \times (1 + \text{Eraction}) \times 2(\text{Exponent})$	- Bias

$(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bia}$	s)
where Single Precision Bias = 127, Double Precision Bias = 1023.	

IE	EE Single Precision and
D	ouble Precision Formats:

	IEEE 754 Symbols						
ſ	Exponent	Fraction	Object				
Ī	0	0	± 0				
Γ	0	≠0	± Denorm				
ı	l to MAX - l	anything	± Fl. Pt. Num.				
ı	MAX	0	±∞				
ı	MAX	≠0	NaN				
_	S P MAX = 255 D P MAX = 2047						

(4)

S	Exponent	Fraction	7
31	30 23		0
S	Exponent	Fraction	
63	62	2 51	0