# 4190.309A: Electrical and Electronic Circuits Exam #2 November 15<sup>th</sup>, 2018 Professor Jae W. Lee

Student ID #: _	
Name:	

This is a closed book, closed notes exam.

80 Minutes

16 Pages

Total Score: 200 points

#### Notes:


- Please turn off all of your electronic devices (phones, tablets, notebooks, netbooks, and so on). A clock is available on the lecture screen.
- Please stay in the classroom until the end of the examination.
- You must not discuss the exam's contents with other students during the exam.
- You must not use any notes on papers, electronic devices, desks, or part of your body.

(This page is intentionally left blank. Feel free to use as you like.)


# Part A: Logic Gates (20 points)

#### Question 1 (20 points)


Draw a schematic of CMOS logic for each given Boolean function.




$$(2) Z = \overline{A + B}$$








 $(4) Z = \overline{A + B} + \overline{A} \overline{C}$ 



### Part B: The MOSFET Amplifier (28 points)

#### Question 2 (28 points)

The circuit shown below is a MOSFET amplifier. Assume that the MOSFET is in the saturation region with  $V_T = 1$ V and K = 0.1mA/V<sup>2</sup>. (1) Determine the large-signal output ( $v_{OUT}$ ) as a function of the input voltage ( $v_{IN}$ ). (2) Determine the valid range of  $v_{IN}$  and  $v_{OUT}$  over which the MOSFET operation remains in the saturation region.



0) 
$$V_{\text{out}} = V_{\text{S}} - \frac{R_{\text{S}} k}{2} \left( V_{\text{B}} - V_{\text{IN}} - V_{\text{T}} \right)^{2}$$
  
=  $10 - \left( 0.39 - V_{\text{IN}} \right)^{2} \left( : V_{\text{B}} = \frac{13.9}{100} \times 10 \right)$   
=  $1.39 \text{ V}$ 

(2) To operate on saturation region,

$$v_{out} - v_{EN} \ge v_{B} - v_{ZN} - v_{T} \ge 0$$
 $v_{out} - v_{EN} \ge v_{B} - v_{ZN} - v_{T} \ge 0$ 

① 
$$V_{B} - V_{T} \supseteq V_{TN}$$
 ②  $10 - (0.39 - V_{ZN})^{2} \supseteq 0.39$ 

$$0.39 \supseteq V_{ZN}$$

$$0.39 \subseteq V_{ZN} \subseteq 0.39$$


$$0.39 \subseteq V_{ZN} \subseteq 0.39$$

$$0.39 \subseteq V_{ZN} \subseteq 0.39$$
Page 5 of 16

# Part C: Small-Signal Models (60 points)

#### Question 3 (28 points)


We have an unknown 3-terminal device (shown as an empty box) whose large-signal current relationship between X, Y, and Z terminals is given as:  $i_X = Ki_Y$  and  $i_Z = i_X + i_Y$ . (Note the reference directions of  $i_X$ ,  $i_Y$ , and  $i_Z$ .)




(1) Calculate the incremental change in small signal  $i_x$  as a function of an incremental change in small signal  $i_y$ .

Page 6 of 16

(2) Draw a small-signal circuit diagram of the given amplifier circuit in (b). Also, calculate the small-signal gain  $(\frac{v_0}{v_I})$  of this amplifier.




Answer the questions about the circuit given below.




(1) Derive the *small-signal* resistance of M1 from its small signal model.

(2) Assume that both MOSFETS are operating in the saturation region, determine the small



(3) Assuming that two MOSFET transistor are identical, draw the  $v_0$  versus  $v_{\rm IN}$  curve for the amplifier. Also, draw the output waveform when  $v_I$  is a sinusoidal wave with a peak-to-peak

voltage of 0.6 V and an DC offset (V<sub>I</sub>) of 2 V.



We provide an example drawing in the left. Be sure to indicate clearly (1) DC bias point (V<sub>I</sub>, V<sub>O</sub>), 2 range of swing for both  $v_{\rm I}$  and  $v_{\rm O}$ , and (3) both endpoints of the saturation region in your drawing.

M2 should operate in saturation V72 く V2 く Vo + V72

$$\frac{1}{2} \frac{1}{\sqrt{100}} = \frac{1}{\sqrt{100}$$

KIEKZ.

Vbn-Vz EVY

W = Voo - VI

Joo-To determine VI of thiode region


VI=VO+1

Page 9 of Wy = Van +

# Part D: First-order Transients (60 points)

#### **Question 5 (32 points)**

(1) Write the expression for i(t) (t > 0) for the circuit. Assume a zero initial state. Don't forget the unit of the current.




$$i(4) = (1 - e^{-t/t})_{mA}$$

$$T = \frac{L}{R} = 10^{-6}$$


(2) Write the expression for v(t) (t > 0) for the circuit. Assume a zero initial state. Don't forget the unit of the voltage.

1 μA 
$$\frac{+}{v}$$
 1 nF

(3) Write the expression for  $v_0(t)$  (t > 0) for the circuit. Assume a zero initial state.



(4) Write the expression for  $i_0(t)$  (t > 0) for the circuit. Assume the switch has been open for  $t = t_0^{-3}$  a long time before closing at t = 0.




$$10 = \frac{9}{40} - \left(\frac{8}{50}e^{-4/t}\right) = \frac{9}{40} - \frac{4}{25}e^{-4/t}$$

$$12 \text{ Voll SE 23}$$

#### Question 6 (28 points)

Figure (a) below illustrates an inverter INVA driving n other inverters INVI through INVn. As in Figure (b), each of the inverters is constructed using a MOSFET and a resistor  $R_L$  (we only show INVI in the second stage for brevity), and the inverters satisfy the static discipline.



(1) What is the rising delay  $(t_r)$  of INVA (i.e., the time for  $v_B$  to switch from 0 to  $V_{OH}$ )?

$$N_{B} = V_{S} - V_{S} e^{-\frac{1}{2}t}$$

$$T = R_{L} \cdot n C_{GS}$$


$$= V_{OH} = V_{S} - V_{S} e^{-\frac{1}{2}t}$$

$$e^{-\frac{1}{2}t} = \frac{V_{S} - V_{OH}}{V_{S}}$$

$$-\frac{1}{2}t = I_{n} \frac{V_{S} - V_{OH}}{V_{S}}$$

$$\therefore t = -T_{n} \frac{V_{S} - V_{OH}}{V_{S}}$$


(2) Assume that each of the wires connecting the output of *INV A* to each of the inverters *INV I* through *INV n* is non-ideal as depicted in Figure (c). We model each of the wires as shown in Figure (d). Assuming that the input of *INV A* makes a step transition from 1 to 0, find the rising delay at the input of any of the inverters *INV i* driven by *INV A*.



## Part E: CMOS Circuit (32 points)

#### Question 7 (32 points)

The circuit below is an NMOS logic function  $Z = \overline{(ABC + D)E}$ . Suppose the output of this circuit drives an inverter with a gate capacitance of  $C_{GS}$ . Assume that all the MOSFETs in the circuit have the same on-resistance  $R_{ON}$ , and same high and low voltage thresholds ( $V_{IL} = V_{OL}$  and  $V_{IH} = V_{OH}$ ).



(1) What is the input (A, B, C, D, E) that results in the worst-case falling delay for the circuit?

# (A, B, C, D, E)= (1.1, 1, 0, 1)

(2) Derive an expression for the worst-case falling delay (i.e., time for  $v_{OUT}$  to switch from  $V_S$  to  $V_{OL}$ )?

$$V_{L} = V_{S} \frac{4R_{ON}}{R_{L} + 4R_{ON}} + \left(V_{S} - V_{S} \frac{4R_{ON}}{R_{L} + 4R_{ON}}\right)e^{-\frac{1}{2}}$$

$$T = C_{GS} \frac{4R_{ON}R_{L}}{R_{L} + 4R_{ON}}$$


$$T = -T \int_{A} \frac{V_{L} - V_{S} \frac{4R_{ON}}{R_{L} + 4R_{ON}}}{V_{S} - V_{S} \frac{4R_{ON}}{R_{L} + 4R_{ON}}}$$
Page 14 of 16

(3) What is the maximum power consumption of this circuit? Derive both the worst-case static power and dynamic power. Assume  $C_{GS}=1pF$ ,  $R_L=10k\Omega$ , f=50MHz,  $V_s=5V$ , and  $R_L>>R_{ON}$ .

$$R_{ymmvc} = C_{G5} V^{2} f = 10^{-12} \times 5^{2} \times 50 \times 10^{6}$$

$$= \frac{25}{20} \text{ mW} \qquad \therefore 2.5 \text{ mW}$$

(4) Convert this circuit to CMOS logic. How does the power consumption of this circuit differ from that of NMOS logic in (3)? Explain briefly in one paragraph.



(This page is intentionally left blank. Feel free to use as you like.)