

# Chapter 2

## Combinational logic

# Overview: Combinational logic

## ■ Basic logic

- Boolean algebra, proofs by re-writing, proofs by perfect induction
- logic functions, truth tables, and switches
- NOT, AND, OR, NAND, NOR, XOR, . . ., minimal set

## ■ Logic realization

- two-level logic and canonical forms
- incompletely specified functions

## ■ Simplification

- uniting theorem
- grouping of terms in Boolean functions


## ■ Alternate representations of Boolean functions

- cubes
- Karnaugh maps

# Possible logic functions of two variables

## ■ There are 16 possible functions of 2 input variables:

- in general, there are  $2^{(2^n)}$  functions of  $n$  inputs



X	Y	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15
0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	1	0	0	0	0	1	1	1
1	0	0	0	1	1	0	0	1	1	1	0	0	1	1	0	0	1
1	1	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	1

0	X and Y	X	Y	X xor Y	X or Y	X nor Y not (X or Y)	X = Y	not Y	not X	X nand Y not (X and Y)	1
---	---------	---	---	---------	--------	-------------------------	-------	-------	-------	---------------------------	---

# Cost of different logic functions

## ■ Different functions are easier or harder to implement

- each has a cost associated with the number of switches needed
  - 0 (F0) and 1 (F15): require 0 switches, directly connect output to low/high
  - X (F3) and Y (F5): require 0 switches, output is one of inputs
  - X' (F12) and Y' (F10): require 2 switches for "inverter" or NOT-gate
  - X nor Y (F4) and X nand Y (F14): require 4 switches
  - X or Y (F7) and X and Y (F1): require 6 switches
  - $X = Y$  (F9) and  $X \oplus Y$  (F6): require 16 switches
- thus, because NOT, NOR, and NAND are the cheapest they are the functions we implement the most in practice

# Minimal set of functions

## ■ Can we implement all logic functions from NOT, NOR, and NAND?

- For example, implementing  $X \text{ nor } Y$  is the same as implementing  $\text{not } (X \text{ nand } Y)$

## ■ In fact, we can do it with only NOR or only NAND

- NOT is just a NAND or a NOR with both inputs tied together

X	Y	X nor Y
0	0	1
1	1	0

X	Y	X nand Y
0	0	1
1	1	0

- NAND and NOR are "duals",  
that is, its easy to implement one using the other

$$\begin{aligned} X \text{ nand } Y &\equiv \text{not } ( (\text{not } X) \text{ nor } (\text{not } Y) ) \\ X \text{ nor } Y &\equiv \text{not } ( (\text{not } X) \text{ nand } (\text{not } Y) ) \end{aligned}$$

# An algebraic structure

## ■ An algebraic structure consists of

- a set of elements  $B$
- binary operations  $\{ + , \cdot \}$
- and a unary operation  $\{ ' \}$
- such that the following axioms hold:

Identity (element) 항등원

1. the set  $B$  contains at least two elements:  $a, b$

2. closure:  $a + b$  is in  $B$   $a \cdot b$  is in  $B$

3. commutativity:  $a + b = b + a$   $a \cdot b = b \cdot a$

4. associativity:  $a + (b + c) = (a + b) + c$   $a \cdot (b \cdot c) = (a \cdot b) \cdot c$

5. identity:  $a + 0 = a$   $a \cdot 1 = a$

6. distributivity:  $a + (b \cdot c) = (a + b) \cdot (a + c)$   $a \cdot (b + c) = (a \cdot b) + (a \cdot c)$

7. complementarity:  $a + a' = 1$   $a \cdot a' = 0$

# Boolean algebra

- **Boolean algebra**
  - $B = \{0, 1\}$
  - variables
  - $+$  is logical OR,  $\cdot$  is logical AND
  - $'$  is logical NOT
- **All algebraic axioms hold**

# Logic functions and Boolean algebra

- Any logic function that can be expressed as a truth table can be written as an expression in Boolean algebra using the operators: ', +, and •

X	Y	$X \bullet Y$
0	0	0
0	1	0
1	0	0
1	1	1

X	Y	X'	$X' \bullet Y$
0	0	1	0
0	1	1	1
1	0	0	0
1	1	0	0

X	Y	X'	Y'	$X \bullet Y$	$X' \bullet Y'$	$(X \bullet Y) + (X' \bullet Y')$
0	0	1	1	0	1	1
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	1	0	0	1	0	1

$$(X \bullet Y) + (X' \bullet Y') \equiv X = Y$$

X, Y are Boolean algebra variables

Boolean expression that is true when the variables X and Y have the same value and false, otherwise



# Axioms and theorems of Boolean algebra

- identity

1.  $X + 0 = X$

1D.  $X \cdot 1 = X$

- null

2.  $X + 1 = 1$

2D.  $X \cdot 0 = 0$

- idempotency:

3.  $X + X = X$

3D.  $X \cdot X = X$

- involution:

4.  $(X')' = X$

- complementarity:

5.  $X + X' = 1$

5D.  $X \cdot X' = 0$

- commutativity:

6.  $X + Y = Y + X$

6D.  $X \cdot Y = Y \cdot X$

- associativity:

7.  $(X + Y) + Z = X + (Y + Z)$

7D.  $(X \cdot Y) \cdot Z = X \cdot (Y \cdot Z)$

Idempotency: one may derive the same consequences from many instances of a hypothesis as from just one  
Involution: a function that is its own inverse, so that  $f(f(x)) = x$

Note that suffix “D” means the dual of the original expression.  
Dual is the other symmetric part of a pair, which will be discussed later.  
(at this moment, use two rules:  $\text{AND} \leftrightarrow \text{OR}$ ,  $0 \leftrightarrow 1$ )

# Axioms and theorems of Boolean algebra (cont'd)

- distributivity:

$$8. X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z)$$

$$8D. X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$$

- uniting:

$$9. X \cdot Y + X \cdot Y' = X$$

$$9D. (X + Y) \cdot (X + Y') = X$$

- absorption:

$$10. X + X \cdot Y = X$$

$$10D. X \cdot (X + Y) = X$$

$$11. (X + Y') \cdot Y = X \cdot Y$$

$$11D. (X \cdot Y') + Y = X + Y$$

- factoring:

$$12. (X + Y) \cdot (X' + Z) = \\ X \cdot Z + X' \cdot Y$$

$$12D. X \cdot Y + X' \cdot Z = \\ (X + Z) \cdot (X' + Y)$$

- consensus:

$$13. (X \cdot Y) + (Y \cdot Z) + (X' \cdot Z) = \\ X \cdot Y + X' \cdot Z$$

$$13D. (X + Y) \cdot (Y + Z) \cdot (X' + Z) = \\ (X + Y) \cdot (X' + Z)$$

$$\text{Theorem 12. } (X+Y)(X'+Z) = XX' + XZ + X'Y + YZ = XZ + X'Y + YZ(X+X') \\ = XZ(1+Y) + X'Y(1+Z) = XZ + X'Y$$

# Axioms and theorems of Boolean algebra (cont'd)

- de Morgan's:

$$14. (X + Y + \dots)' = X' \cdot Y' \cdot \dots \quad 14D. (X \cdot Y \cdot \dots)' = X' + Y' + \dots$$

- generalized de Morgan's:

$$15. f'(X_1, X_2, \dots, X_n, 0, 1, +, \cdot) = f(X_1', X_2', \dots, X_n', 1, 0, \cdot, +)$$

- establishes relationship between  $\cdot$  and  $+$

# Axioms and theorems of Boolean algebra (cont'd)

## ■ Duality

- a dual of a Boolean expression is derived by replacing
  - by +, + by •, 0 by 1, and 1 by 0, and leaving variables unchanged
- any theorem that can be proven is thus also proven for its dual!
- a meta-theorem (a theorem about theorems)

## ■ duality:

$$16. X + Y + \dots \Leftrightarrow X \cdot Y \cdot \dots$$

## ■ generalized duality:

$$17. f(X_1, X_2, \dots, X_n, 0, 1, +, \cdot) \Leftrightarrow f(X_1, X_2, \dots, X_n, 1, 0, \cdot, +)$$

## ■ Different than deMorgan's Law

- this is a statement about theorems
- this is not a way to manipulate (re-write) expressions

# Proving theorems (rewriting)

## ■ Using the axioms of Boolean algebra:

□ e.g., prove the theorem:  $X \cdot Y + X \cdot Y' = X$  (uniting)

distributivity (8)	$X \cdot Y + X \cdot Y'$	$=$	$X \cdot (Y + Y')$
complementarity (5)	$X \cdot (Y + Y')$	$=$	$X \cdot (1)$
identity (1D)	$X \cdot (1)$	$=$	$X \checkmark$

□ e.g., prove the theorem:  $X + X \cdot Y = X$  (absorption)

identity (1D)	$X + X \cdot Y$	$=$	$X \cdot 1 + X \cdot Y$
distributivity (8)	$X \cdot 1 + X \cdot Y$	$=$	$X \cdot (1 + Y)$
null (2)	$X \cdot (1 + Y)$	$=$	$X \cdot (1)$
identity (1D)	$X \cdot (1)$	$=$	$X \checkmark$

# Proving theorems (perfect induction)

## ■ Using perfect induction (complete truth table):

□ e.g., de Morgan's:

$(X + Y)' = X' \cdot Y'$   
NOR is equivalent to AND  
with inputs complemented


X	Y	X'	Y'	$(X + Y)'$	$X' \cdot Y'$
0	0	1	1	1	1
0	1	1	0	0	0
1	0	0	1	0	0
1	1	0	0	0	0

$(X \cdot Y)' = X' + Y'$   
NAND is equivalent to OR  
with inputs complemented

X	Y	X'	Y'	$(X \cdot Y)'$	$X' + Y'$
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

# A simple example: 1-bit binary adder

- **Inputs: A, B, Carry-in**
- **Outputs: Sum, Carry-out**



A	B	Cin	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



$$S = A' B' Cin + A' B Cin' + A B' Cin' + A B Cin$$

$$Cout = A' B Cin + A B' Cin + A B Cin' + A B Cin$$

# Apply the theorems to simplify expressions

## ■ The theorems of Boolean algebra can simplify Boolean expressions

- e.g., full adder's carry-out function (same rules apply to any function)


$$\begin{aligned}\text{Cout} &= A' B \text{Cin} + A B' \text{Cin} + A B \text{Cin}' + A B \text{Cin} \\&= A' B \text{Cin} + A B' \text{Cin} + A B \text{Cin}' + \boxed{A B \text{Cin}} + A B \text{Cin} \\&= A' B \text{Cin} + \boxed{A B \text{Cin}} + A B' \text{Cin} + A B \text{Cin}' + A B \text{Cin} \\&= (A' + A) B \text{Cin} + A B' \text{Cin} + A B \text{Cin}' + A B \text{Cin} \\&= (1) B \text{Cin} + A B' \text{Cin} + A B \text{Cin}' + A B \text{Cin} \\&= B \text{Cin} + A B' \text{Cin} + A B \text{Cin}' + \boxed{A B \text{Cin}} + A B \text{Cin} \\&= B \text{Cin} + A B' \text{Cin} + \boxed{A B \text{Cin}} + A B \text{Cin}' + A B \text{Cin} \\&= B \text{Cin} + A (B' + B) \text{Cin} + A B \text{Cin}' + A B \text{Cin} \\&= B \text{Cin} + A (1) \text{Cin} + A B \text{Cin}' + A B \text{Cin} \\&= B \text{Cin} + A \text{Cin} + A B (\text{Cin}' + \text{Cin}) \\&= B \text{Cin} + A \text{Cin} + A B (1) \\&= B \text{Cin} + A \text{Cin} + A B\end{aligned}$$

adding extra terms  
creates new factoring  
opportunities




# From Boolean expressions to logic gates

■ NOT  $X'$   $\bar{X}$   $\sim X$




X	Y
0	1
1	0

■ AND  $X \cdot Y$   $XY$   $X \wedge Y$



X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1


■ OR  $X + Y$   $X \vee Y$



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1


# From Boolean expressions to logic gates (cont'd)

## ■ NAND




X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0

## ■ NOR



X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0


## ■ XOR $X \oplus Y$



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

$X \text{ xor } Y = X Y' + X' Y$   
X or Y but not both  
("inequality", "difference")

## ■ XNOR $X = Y$



X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1

$X \text{ xnor } Y = X Y + X' Y'$   
X and Y are the same  
("equality", "coincidence")


The bubble at the tip indicates an inverter.

XNOR is the negation of XOR

# From Boolean expressions to logic gates (cont'd)

- More than one way to map expressions to gates


- e.g.,  $Z = A' \cdot B' \cdot (C + D) = (A' \cdot (B' \cdot (C + D)))$



# Waveform view of logic functions

## ■ Just a sideways truth table

- but note how edges don't line up exactly
- it takes time for a gate to switch its output!



change in Y takes time to "propagate" through gates

There IS difference; it takes time for a signal to pass through each gate.

Waveform describes how a signal at each point changes over time


Suppose X and Y change at precise timing.

Depending on the gate type, the gate passing delay can be slightly different. e.g. an XOR gate is complicated, which incurs a longer delay than other simple gates

# Choosing different realizations of a function

A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

p.53



$$Z = A'B'C + A'BC + AB'C + ABC'$$

$$Z1 = ABC' + A'C + B'C$$

$$Z2 = ABC' + (AB)'C$$

$$Z3 = AB \oplus C$$

two-level realization  
(we don't count NOT gates)

multi-level realization  
(gates with fewer inputs)



XOR gate (easier to draw  
but costlier to build)

$$Z1=Z2=Z3=Z$$

Let's consider Z1 first. 3 AND gates and 1 OR gate. Also we need to check the # of wires or inputs. In Z3, XOR is called a complex gate, which requires several NAND or NOR gates. So Z3 is likely to have the worst delay.

# XOR implementations

- Three levels of logic inside a XOR gate
- $X \oplus Y = X'Y + XY'$



# Which realization is best?

## ■ Reduce number of inputs

- literal: input variable (complemented or not)
  - can approximate cost of logic gate as 2 transistors per literal
- fewer literals means less transistors
  - smaller circuits
- fewer inputs implies faster gates
  - gates are smaller and thus also faster
- fan-ins (# of gate inputs) are limited in some technologies

## ■ Reduce number of gates

- fewer gates (and the packages they come in) means smaller circuits
  - directly influences manufacturing costs

# Which is the best realization? (cont'd)


- **Reduce number of levels of gates**
  - fewer level of gates implies reduced signal propagation delays
  - minimum delay configuration typically requires more gates
    - wider, less deep circuits
- **How do we explore tradeoffs between increased circuit delay and size?**
  - automated tools to generate different solutions
  - logic minimization: reduce number of gates and complexity
  - logic optimization: reduction while trading off against delay

Depending on the criteria (e.g. minimize delay, minimize the # of gates), the CAD tools may yield different solutions.



# Are all realizations equivalent?

- Under the same input stimuli, the three alternative implementations have almost the same waveform behavior
  - delays are different
  - glitches (hazards) may arise – these could be bad, it depends
  - variations due to differences in number of gate levels and structure
- The three implementations are functionally equivalent




Different implementations for the same function are equivalent with a steady state viewpoint, but the transient behavior may be a little bit different  
Typically, a transient behavior takes place right after some input transition.

# Choosing different realizations of a function

A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Assume the same delay for all gates



Let's see Z2. First, input variables are changing. B goes from 0 to 1 while C goes from 1 to 0, and these changes are propagated through gates. The delays are accumulated as the signal goes through more gates.

# Implementing Boolean functions

- **Technology independent**
  - canonical forms
  - two-level forms
  - multi-level forms
- **Technology choices**
  - packages of a few gates
  - regular logic
  - two-level programmable logic
  - multi-level programmable logic

A Boolean function can take one of various expressions.

# Canonical forms

- **Truth table is the unique signature of a Boolean function**
- **The same truth table can have many gate realizations**
- **Canonical forms**
  - standard forms for a Boolean expression
  - provides a unique algebraic signature

# Sum-of-products (S-o-P) canonical forms

- Also known as (aka) disjunctive normal form
- Also known as minterm expansion

$$F = 001 \quad 011 \quad 101 \quad 110 \quad 111$$

$$A'B'C + A'BC + AB'C + ABC' + ABC$$

A	B	C	F	F'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0

$F = A'B'C + A'BC + AB'C + ABC' + ABC$

$F' = A'B'C' + A'BC' + AB'C'$

Just check all the cases when F becomes true and each case forms the product of input variables. And finally, ORing these products will yield the final expression. This is also called minterm expansion; here, a minterm is a product of all the input literals. Each literal should appear once in each minterm: asserted or complemented


# Sum-of-products canonical form (cont'd)

## ■ Product term (or minterm)

- ANDed product of literals – input combination for which output is true
- each variable appears exactly once, true or inverted (but not both)

	A	B	C	minterms
0	0	0	0	$A'B'C'$ m0
1	0	0	1	$A'B'C$ m1
2	0	1	0	$A'BC'$ m2
3	0	1	1	$A'BC$ m3
4	1	0	0	$AB'C'$ m4
5	1	0	1	$AB'C$ m5
6	1	1	0	$ABC'$ m6
7	1	1	1	$ABC$ m7

short-hand notation for  
minterms of 3 variables



F in canonical form:

$$\begin{aligned} F(A, B, C) &= \Sigma m(1,3,5,6,7) \\ &= m1 + m3 + m5 + m6 + m7 \\ &= A'B'C + A'BC + AB'C + ABC' + ABC \end{aligned}$$

canonical form  $\neq$  minimal form

$$\begin{aligned} F(A, B, C) &= A'B'C + A'BC + AB'C + ABC + ABC' \\ &= (A'B' + A'B + AB' + AB)C + ABC' \\ &= ((A' + A)(B' + B))C + ABC' \\ &= C + ABC' \\ &= ABC' + C \\ &= AB + C \end{aligned}$$

Each product is called a minterm, and denoted by small **m** and a decimal number for the binary input values

Note that there is no reduction or minimization in canonical forms; each variable must appear once for each product

# Product-of-sums (P-o-S) canonical form

- Also known as conjunctive normal form
- Also known as maxterm expansion

$$F = \begin{matrix} 000 & 010 & 100 \\ (A + B + C) & (A + B' + C) & (A' + B + C) \end{matrix}$$

A	B	C	F	F'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0

$$F' = (A + B + C') (A + B' + C') (A' + B + C') (A' + B' + C) (A' + B' + C')$$

The other canonical form is P-o-S. This one focuses on when F will be 0.

P-o-S is like the dual of S-o-P. First of all, we check all the cases that make F false or 0

The variables for each case or term are first complemented and then connected by the OR operation. This ORed term is called a maxterm. Eventually, these terms are connected by AND.

What does the final expression mean?


# Product-of-sums canonical form (cont'd)

## ■ Sum term (or maxterm)

- ORed sum of literals – input combination for which output is false
- each variable appears exactly once, true or inverted (but not both)

A	B	C	maxterms
0	0	0	A+B+C M0
0	0	1	A+B+C' M1
0	1	0	A+B'+C M2
0	1	1	A+B'+C' M3
1	0	0	A'+B+C M4
1	0	1	A'+B+C' M5
1	1	0	A'+B'+C M6
1	1	1	A'+B'+C' M7

short-hand notation for  
maxterms of 3 variables



F in canonical form:

$$\begin{aligned} F(A, B, C) &= \prod M(0, 2, 4) \\ &= M0 \bullet M2 \bullet M4 \\ &= (A + B + C) (A + B' + C) (A' + B + C) \end{aligned}$$

canonical form  $\neq$  minimal form

$$\begin{aligned} F(A, B, C) &= (A + B + C) (A + B' + C) (A' + B + C) \\ &= (A + B + C) (A + B' + C) \\ &\quad (A + B + C) (A' + B + C) \\ &= (A + C) (B + C) \end{aligned}$$

Each maxterm is denoted by the capital **M** and the decimal value of input variables.



# S-o-P, P-o-S, and de Morgan's theorem

## ■ Sum-of-products

- $F' = A'B'C' + A'BC' + AB'C'$

## ■ Product-of-sums for F??

## ■ Apply de Morgan's

- $(F')' = (A'B'C' + A'BC' + AB'C')'$

- $F = (A + B + C)(A + B' + C)(A' + B + C)$

## ■ Product-of-sums

- $F' = (A + B + C')(A + B' + C')(A' + B + C')(A' + B' + C)(A' + B' + C')$


## ■ Sum-of-products for F?

## ■ Apply de Morgan's

- $(F')' = ((A + B + C')(A + B' + C')(A' + B + C')(A' + B' + C)(A' + B' + C'))'$

- $F = A'B'C + A'BC + AB'C + ABC' + ABC$


# Four alternative two-level implementations of $F = AB + C$



# Waveforms for the four alternatives

## ■ Waveforms are essentially identical

- except for timing hazards (glitches)
- delays almost identical (modeled as a delay per level, not type of gate or number of inputs to gate)



Even though F1, F2, F3 and F4 are equivalent in steady-state behaviors, their transient behaviors may be different

# Mapping between canonical forms

## ■ Minterm to maxterm conversion

- use maxterms whose indices do not appear in minterm expansion
- e.g.,  $F(A,B,C) = \sum m(1,3,5,6,7) = \prod M(0,2,4)$

## ■ Maxterm to minterm conversion

- use minterms whose indices do not appear in maxterm expansion
- e.g.,  $F(A,B,C) = \prod M(0,2,4) = \sum m(1,3,5,6,7)$

## ■ Minterm expansion of $F$ to minterm expansion of $F'$

- use minterms whose indices do not appear
- e.g.,  $F(A,B,C) = \sum m(1,3,5,6,7)$        $F'(A,B,C) = \sum m(0,2,4)$

## ■ Maxterm expansion of $F$ to maxterm expansion of $F'$

- use maxterms whose indices do not appear
- e.g.,  $F(A,B,C) = \prod M(0,2,4)$        $F'(A,B,C) = \prod M(1,3,5,6,7)$

# Incompletely specified functions

## ■ Example: binary coded decimal (BCD) increment by 1

- BCD digits encode the decimal digits 0 – 9

in the bit patterns 0000 – 1001

On-set: the set of cases whose output is 1

A	B	C	D	W	X	Y	Z	
0	0	0	0	0	0	0	1	
0	0	0	1	0	0	1	0	off-set of W
0	0	1	0	0	0	1	1	
0	0	1	1	0	1	0	0	on-set of W
0	1	0	0	0	1	0	1	
0	1	0	1	0	1	1	0	don't care (DC) set of W
0	1	1	0	0	1	1	1	
0	1	1	1	1	0	0	0	
1	0	0	0	1	0	0	1	
1	0	0	1	0	0	0	0	
1	0	1	0	X	X	X	X	these inputs patterns should never be encountered in practice – <b>"don't care"</b> about associated output values, can be exploited in minimization
1	0	1	1	X	X	X	X	
1	1	0	0	X	X	X	X	
1	1	0	1	X	X	X	X	
1	1	1	0	X	X	X	X	
1	1	1	1	X	X	X	X	

BCD coding uses only ten values from 0 to 9. With 4 input lines, we have 6 don't care cases of input values.

For these don't care values, the function can have any arbitrary output values

# Notation for incompletely specified functions

## ■ Don't cares and canonical forms

- so far, we focus on either on-set or off-set
- There can be don't-care-set
- need two of the three sets (on-set, off-set, dc-set)

## ■ Canonical representations of the BCD increment by 1 function:

- Minterm expansion?
- $Z = m_0 + m_2 + m_4 + m_6 + m_8 + d_{10} + d_{11} + d_{12} + d_{13} + d_{14} + d_{15}$
- $Z = \Sigma [ m(0,2,4,6,8) + d(10,11,12,13,14,15) ]$
- Maxterm expansion?
- $Z = M_1 \cdot M_3 \cdot M_5 \cdot M_7 \cdot M_9 \cdot D_{10} \cdot D_{11} \cdot D_{12} \cdot D_{13} \cdot D_{14} \cdot D_{15}$
- $Z = \Pi [ M(1,3,5,7,9) \cdot D(10,11,12,13,14,15) ]$

# Simplification of two-level combinational logic

- **Finding a minimal sum of products or product of sums realization**
  - ❑ exploit don't care information in the process
- **Algebraic simplification**
  - ❑ not an algorithmic/systematic procedure
  - ❑ how do you know when the minimum realization has been found?
- **Computer-aided design (CAD) tools**
  - ❑ precise solutions require very long computation times, especially for functions with many inputs ( $> 10$ )
  - ❑ heuristic methods employed – "educated guesses" to reduce amount of computation and yield good if not best solutions
- **Hand methods still relevant**
  - ❑ to understand automatic tools and their strengths and weaknesses
  - ❑ ability to check results (on small examples)

# Two minimization techniques

- **Boolean cubes**
- **Karnaugh-maps (K-maps)**
- **Both of them are based on the uniting theorem**



# The uniting theorem

- **Key tool to simplification:  $A(B' + B) = A$**
- **Essence of simplification of two-level logic**
  - find two element subsets of the ON-set where only one variable changes its value – this single varying variable can be eliminated and a single product term used to represent both elements

$$F = A'B' + AB' = (A' + A)B' = B'$$

A	B	F
0	0	1
0	1	0
1	0	1
1	1	0


B has the same value in both on-set rows  
– B remains (in complemented form)

A has a different value in the two rows  
– A is eliminated


# Boolean cubes

- Visual technique for identifying when the uniting theorem can be applied
- $n$  input variables =  $n$ -dimensional "cube"


1-cube




2-cube



3-cube



4-cube




# Mapping truth tables onto Boolean cubes

- **Uniting theorem combines two "faces" of a cube into a larger "face"**

- **Example:**

A	B	F
0	0	1
0	1	0
1	0	1
1	1	0



two faces of size 0 (nodes)  
combine into a face of size 1 (line)

ON-set = solid nodes  
OFF-set = empty nodes  
DC-set = x'd nodes

A varies within face, B does not  
this face represents the literal B'


fill in the nodes that correspond to the elements of the ON-set.  
If there are two adjacent solid nodes, we can use the uniting theorem.

# Three variable example

## ■ Binary full-adder carry-out logic

A	B	Cin	Cout
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


$$\text{Cout} = \text{BCin} + \text{AB} + \text{ACin}$$



the on-set is completely covered by the combination (OR) of the subcubes of lower dimensionality - note that "111" is covered three times

# Higher dimensional cubes

## ■ Sub-cubes of higher dimension than 2



$$F(A,B,C) = \sum m(4,5,6,7)$$

on-set forms a square  
i.e., a cube of dimension 2

*represents an expression in one variable  
i.e., 3 dimensions – 2 dimensions*

A is asserted (true) and unchanged  
B and C vary

This subcube represents the  
literal A

Output function is  $\sum m(4,5,6,7)$  in S-O-P form.

In this case, the on-set nodes form a square.

Here, we use the uniting theorem at a greater scale.  $A(BC+BC'+B'C+B'C') = A$

# m-dimensional cubes in a n-dimensional Boolean space

## ■ In a 3-cube (three variables):

- a 0-cube, i.e., a single node, yields a term in 3 literals
- a 1-cube, i.e., a line of two nodes, yields a term in 2 literals
- a 2-cube, i.e., a plane of four nodes, yields a term in 1 literal
- a 3-cube, i.e., a cube of eight nodes, yields a constant term "1"

## ■ In general,

- In an n-cube, an m-subcube ( $m < n$ ) yields a term with  $n - m$  literals

# Karnaugh maps

## ■ Flat map of Boolean cube

- ❑ wrap-around at edges
- ❑ hard to draw and visualize for more than 4 dimensions
- ❑ virtually impossible for more than 6 dimensions

## ■ Alternative to truth-tables to help visualize adjacencies

- ❑ guide to applying the uniting theorem
- ❑ on-set elements with only one variable changing value are adjacent unlike the situation in a linear truth-table

B \ A	0	1
0	1 0	1 2
1	0 1	0 3

A	B	F
0	0	1
0	1	0
1	0	1
1	1	0

Another technique is using a Karnaugh map, which is kind of a flat version of the Boolean cube technique.

# Karnaugh maps (cont'd)

## ■ Numbering scheme based on Gray-code

- e.g., 00, 01, 11, 10
- only a single bit changes in code for adjacent map cells

AB \ C		A			
		00	01	11	10
C	0	0	2	6	4
	1	1	3	7	5

C \ B		A			
		0	2	6	4
C	0	0	2	6	4
	1	1	3	7	5

C \ B		A			
		00	01	11	10
C	00	0	4	12	8
	01	1	5	13	9
	11	3	7	15	11
	10	2	6	14	10

$$13 = 1101 = ABC'D$$

This slide shows Karnaugh maps of 3 and 4 inputs. The thick line segment represents the domain (in the perpendicular direction) where each variable is always TRUE.



The complement of the above domain indicate the inverted variable.

\* Gray code: two successive numbers differ in only one bit and they are cyclic



# Adjacencies in Karnaugh maps

- Wrap from first to last column
- Wrap top row to bottom row



Let's focus on cell 000; there are three adjacent cells.

Note that the number of adjacent cells is the same as the number of input variables since it is equal to the number of bits.

# Karnaugh map examples

■  $F =$

	A	
B	0	1
	0	0

$B'$

■  $C_{out} =$

	A			
C <sub>in</sub>	0	0	1	0
	0	1	1	1

$AB + AC_{in} + BC_{in}$

■  $f(A,B,C) = \Sigma m(0,4,5,7)$

	A			
C	0	0	1	1
	0	0	1	1

$B$

$AC + B'C' + AB'$

The on-set included in the red oval is already covered by two other adjacencies

# More Karnaugh map examples

		A		
	0	0	1	1
C	0	0	1	1
	B			

$$G(A,B,C) = A$$

		A		
	1	0	0	1
C	0	0	1	1
	B			

$$F(A,B,C) = \sum m(0,4,5,7) = AC + B'C'$$

		A		
	0	1	1	0
C	1	1	0	0
		B		

F' simply replace 1's with 0's and vice versa


$$F'(A,B,C) = \sum m(1,2,3,6) = BC' + A'C$$

# Karnaugh map: 4-variable example

■  $F(A,B,C,D) = \Sigma m(0,2,3,5,6,7,8,10,11,14,15)$

$$F = C + A'BD + B'D'$$

	A			
	1	0	0	1
	0	1	0	0
C	1	1	1	1
	1	1	1	1
	B			



find the smallest number of the largest possible  
subcubes to cover the ON-set  
(fewer terms with fewer inputs per term)

# Karnaugh maps: don't cares (DCs)

■  $f(A,B,C,D) = \Sigma m(1,3,5,7,9) + d(6,12,13)$

□ without don't cares

•  $f = A'D + B'C'D$

		A			
		0	0		
C	0	0	X	0	
	1	1	X	1	
	1	1	0	0	
		B			
		0	X	0	0
		0	0	0	0

Now let's see how we can utilize don't care (DC) terms in the Karnaugh map technique.  
If we don't use DC terms, the logic function  $f$  is  $A'D + B'C'D$

# Karnaugh maps: don't cares (cont'd)

■  $f(A,B,C,D) = \Sigma m(1,3,5,7,9) + d(6,12,13)$

□  $f = A'D + B'C'D$

without don't cares

□  $f = A'D + C'D$

with don't cares

	A			
	0	0	X	0
	1	1	X	1
	1	1	0	0
C	0	X	0	0
	B			

by using don't care as a "1"  
a 2-cube can be formed  
rather than a 1-cube to cover  
this node

don't cares can be treated as 1s or 0s  
depending on which is more advantageous

**By interpreting DCs as 1s opportunistically,  
we can utilize the uniting theorem at greater scale.**

# Combinational logic summary

- **Logic functions, truth tables, and switches**
  - NOT, AND, OR, NAND, NOR, XOR, . . ., minimal set
- **Axioms and theorems of Boolean algebra**
  - proofs by re-writing and perfect induction
- **Gate logic**
  - networks of Boolean functions and their time behavior
- **Canonical forms**
  - two-level and incompletely specified functions
- **Simplification**
  - a start at understanding two-level simplification
- **Later**
  - automation of simplification
  - multi-level logic
  - time behavior
  - hardware description languages
  - design case studies