

TPSM8281x 2.75-V to 6-V Input 4-A and 3-A Step-Down MicroSiP™ Power Module with **Integrated Inductor and Frequency Synchronization**

1 Features

- Input voltage range: 2.75 V to 6 V
- Output voltage range: 0.6 V to 5.5 V
- Adjustable and synchronizable switching frequency of 1.8 MHz to 4 MHz
- Spread spectrum clocking optional
- Selectable forced PWM or PFM/PWM operation
- Output voltage accuracy ±1% (PWM operation)
- Power-good output with window comparator
- 100% duty cycle
- Output discharge
- Precise ENABLE input allows
 - User-defined undervoltage lockout
 - Exact sequencing
- 15-µA typical quiescent current
- Adjustable soft-start or tracking

2 Applications

- Optical modules, data center interconnect
- Signal measurement, source generation, instrumentation
- Patient monitoring and diagnostics
- Wireless infrastructure
- Ruggedized Communication: sensors, imaging, and radar

TPSM82810 VOUT MODE/SYNC Sync (Optional) COMP/FSET SS/TR PG GND **Schematic**


3 Description

TPSM8281x is a family of pin-to-pin 3-A and 4-A compatible high efficiency and easy to use synchronous step-down DC/DC power modules with integrated inductors. They are based on a fixedfrequency peak current-mode control topology. They used in telecommunication, test measurement, and medical applications with high power density and ease of use requirements. Low resistance switches allow up to 4-A continuous output current at high ambient temperatures. The switching frequency is externally adjustable from 1.8 MHz to 4 MHz and can also be synchronized to an external clock in the same frequency range. In PFM/PWM mode, the TPSM8281x automatically enters Power Save Mode at light loads to maintain high efficiency across the whole load range. The TPSM8281x provides a 1% output voltage accuracy in PWM mode which helps design a power supply with high output voltage accuracy. The SS/TR pin sets the start-up time or tracks the output voltage to an external source. This allows external sequencing of different supply rails and limits the inrush current during startup.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPSM82810	μSiL	3-mm x 4-mm x 2.4-mm
TPSM82813	μSiL	3-mm x 4-mm x 2.4-mm

For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency vs Output Current; $V_{IN} = 5 V$; PFM; $f_S = 1.8 \text{ MHz}$; $T_A = 25^{\circ}\text{C}$



Table of Contents

1 Features	1	9.4 Device Functional Modes	12
2 Applications	1	10 Application and Implementation	15
3 Description		10.1 Application Information	
4 Revision History	2	10.2 Typical Application	
5 Device Comparison Table	2	10.3 System Examples	
6 Pin Configuration and Functions		11 Power Supply Recommendations	
7 Specifications		12 Layout	
7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	
7.2 ESD Ratings	4	12.2 Layout Example	
7.3 Recommended Operating Conditions	4	13 Device and Documentation Support	
7.4 Thermal Information	4	13.1 Device Support	24
7.5 Electrical Characteristics	5	13.2 Documentation Support	2 4
7.6 Typical Characteristics	7	13.3 Receiving Notification of Documentation Update	s <mark>2</mark> 4
8 Parameter Measurement Information		13.4 Support Resources	
8.1 Schematic	8	13.5 Trademarks	
9 Detailed Description		13.6 Electrostatic Discharge Caution	24
9.1 Overview	9	13.7 Glossary	
9.2 Functional Block Diagram	9	14 Mechanical, Packaging, and Orderable	
9.3 Feature Description		Information	<mark>2</mark> 4

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (September 2019) to Revision A (December 2020)	Page
•	Changed device status from Advance Information to Production Data	1
•	Updated the numbering format for tables, figures and cross-references throughout the document	1

5 Device Comparison Table

DEVICE NUMBER	OUTPUT CURRENT	SPREAD SPECTRUM CLOCKING
TPSM8281 0 SIL	4 A	OFF
TPSM8281 0S SIL	4 A	ON
TPSM8281 3 SIL	3 A	OFF
TPSM8281 3S SIL	3 A	ON

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



6 Pin Configuration and Functions




Figure 6-1. 14-pin µSiL Package (Top View)

Table 6-1. Pin Functions

P	IN	I/O	DESCRIPTION		
NAME NO.		1/0	DESCRIPTION		
EN	2	I	This is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.		
FB	7	I	Voltage feedback input. Connect the output voltage resistor divider to this pin.		
GND	6, 10, 13, 14		Ground pin		
MODE/SYNC	4	I	The device runs in PFM/PWM mode when this pin is pulled low. When the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected. The MODE/SYNC pin can also be used to synchronize the device to an external frequency. See Section 10.3.2.		
COMP/FSET	9	I	Device compensation and frequency set input. A resistor from this pin to GND defines compensation of the control loop as well as the switching frequency if not externally synchronized. The switching frequency is set to 2.25 MHz if the pin is tied to GND or V See Table 9-1. Do not leave this pin unconnected.		
PG	3	0	Open-drain power-good output with window comparator. This pin is pulled to GND while VOUT is outside the power-good threshold. It can be left open or tied to GND if not used. A pullup resistor can be connected to any voltage not larger than VIN.		
SS/TR	8	I	Soft-start/tracking pin. A capacitor connected from this pin to GND defines the output voltage rise time. The pin can also be used as an input for tracking and sequencing - see Section 10.3.1.		
VOUT	5		Output voltage pin. This pin is internally connected to the integrated inductor.		
VIN	1, 11, 12		Power supply input. Connect the input capacitor as close as possible between the VIN and GND pins.		

7 Specifications

7.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Pin voltage	VIN, VOUT, EN, MODE/SYNC	-0.3	6.5	V
Pin voltage	FB	-0.3	4	V
Pin voltage	PG, SS/TR, COMP/FSET	-0.3	V _{IN} +0.3	V
I _{SINK_PG}	Sink current at PG pin		10	mA
T _J	Operating junction temperature	-40	125	°C
T _{stg}	Storage temperature	-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22- V C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Supply voltage range	2.75		6	V
V _{OUT}	Output voltage range	0.6		5.5	V
C _{OUT}	Effective output capacitance ⁽¹⁾	27	47	470	μF
C _{IN}	Effective input capacitance ⁽¹⁾	5	10		μF
R _{CF}		4.5		100	kΩ
T _J	Operating junction temperature	-40		125	°C

⁽¹⁾ The values given for all the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturer's DC bias curves for the effective capacitance vs DC voltage applied. Please see Section 9.3.3 about the output capacitance vs compensation setting and output voltage.

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	μSiL (JEDEC 51-5)	UNIT
		14 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	52.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	12.8	°C/W

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



		TPSM8281x	
	THERMAL METRIC ⁽¹⁾	μSiL (JEDEC 51-5)	UNIT
		14 PINS	
Ψ_{JB}	Junction-to-board characterization parameter	16.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report and Section 12.3 - Thermal Consideration.

7.5 Electrical Characteristics

Over operating junction temperature (T_J = -40 °C to +125 °C) and V_{IN} = 2.75 V to 6 V. Typical values at V_{IN} = 5 V and T_J = 25 °C. (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
IQ	Operating Quiescent Current	EN = high, I _{OUT} = 0 mA, Device not switching		15	21	μΑ
I _{SD}	Shutdown Current	EN = 0 V		0.11	18	μA
\/	Lindam salta da La aksaut Thronhold	Rising Input Voltage	2.5	2.6	2.75	V
V_{UVLO}	Undervoltage Lockout Threshold	Falling Input Voltage	2.25	2.5	2.6	V
т	Thermal Shutdown Temperature	Rising Junction Temperature		170		°C
T _{SD}	Thermal Shutdown Hysteresis			15		C
CONTROL (EN, SS/TR, PG, MODE/SYNC)				•	
V _{IH}	High Level Input Voltage for MODE/SYNC Pin		1.1			V
V _{IL}	Low Level Input Voltage for MODE/SYNC Pin				0.3	V
f _{SYNC}	Frequency Range on MODE/ SYNC Pin for Synchronization		1.8		4	MHz
	Duty Cycle of Synchronization Signal at MODE/SYNC Pin		40%	50%	60%	
V _{IH}	Input Threshold Voltage for EN pin	Rising EN	1.06	1.1	1.15	V
V _{IL}	Input Threshold Voltage for EN pin	Falling EN	0.96	1.0	1.05	V
I _{LKG}	Input Leakage Current for EN, MODE/SYNC Pins	EN, MODE/SYNC = V _{IN} or GND			150	nA
	UVP Power Good Threshold	Rising (%V _{FB})	92%	95%	98%	
V	UVP Power Good Threshold	Falling (%V _{FB})	87%	90%	93%	
V_{TH_PG}	OVP Power Good Threshold	Rising (%V _{FB})	107%	110%	113%	
	OVP Power Good Threshold	Falling (%V _{FB})	104%	107%	111%	
	Power Good De-glitch Time	for a high level to low level transition on power good		40		μs
V _{OL_PG}	Power Good Output Low Voltage	I _{PG} = 2 mA		0.07	0.3	V
I _{LKG_PG}	Input Leakage Current for PG Pin	V _{PG} = 5 V			100	nA
I _{SS/TR}	SS/TR Pin Source Current		2.1	2.5	2.8	μA
	Tracking Gain	V _{FB} / V _{SS/TR}		1		
	Tracking Offset	FB pin with V _{SS/TR} = 0 V		17		mV
POWER SW	ТТСН				•	
R _{DS(ON)}	High-Side MOSFET ON- Resistance	V _{IN} ≥ 5 V		37	60	mΩ
R _{DS(ON)}	Low-Side MOSFET ON- Resistance	V _{IN} ≥ 5 V		15	35	mΩ



7.5 Electrical Characteristics (continued)

Over operating junction temperature (T_J = -40 °C to +125 °C) and V_{IN} = 2.75 V to 6 V. Typical values at V_{IN} = 5 V and T_J = 25 °C. (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{DP}	Dropout resistance	100% mode. Maximum value at V _{IN} = 3.3 V, T _J = 85°C		50	90	mΩ
I _{LIMH}	High-Side MOSFET Current Limit (1)	TPSM82810; V _{IN} = 3 V to 6 V	4.8	5.6	6.55	Α
I _{LIMH}	High-Side MOSFET Current Limit ⁽¹⁾	TPSM82813; V _{IN} = 3 V to 6 V	3.9	4.5	5.25	Α
I _{LIMNEG}	Negative Current Limit (1)	MODE/SYNC = HIGH		-1.8		Α
f _S	PWM Switching Frequency Range		1.8	2.25	4	MHz
f _S	PWM Switching Frequency	with COMP/FSET tied to VIN or GND	2.025	2.25	2.475	MHz
	PWM Switching Frequency Tolerance	using a resistor from COMP/ FSET to GND	-19%		18%	
t _{on,min}	Minimum on-time	V _{IN} = 3.3 V		50	75	ns
t _{off,min}	Minimum off-time	V _{IN} = 3.3 V		30		ns
OUTPUT	,				<u>'</u>	
		V _{IN} ≥ V _{OUT} + 1 V; PWM mode	594	600	606	mV
V_{FB}	Feedback Voltage Accuracy	$V_{\text{IN}} \ge V_{\text{OUT}} + 1 \text{ V; PFM mode}$ $V_{\text{OUT}} \ge 1.5 \text{ V; } C_{\text{OUT,eff}} \ge 27 \text{ µF}$	594	600	612	mV
		1 V \leq V _{OUT} $<$ 1.5 V; PFM mode C _{OUT,eff} \geq 47 μ F	594	600	615	mV
I _{LKG_FB}	Input Leakage Current (FB pin)	V _{FB} = 0.6 V		1	70	nA
V_{FB}	Feedback Voltage Accuracy with Voltage Tracking	$V_{IN} \ge V_{OUT} + 1 V$; PWM mode $V_{SS/TR} = 0.3 V$	297	300	321	mV
R _{dis}	Output Discharge Resistance			30	50	Ω
t _{delay}	Start-up Delay Time	I _{OUT} = 0 mA, time from EN = high to start switching; V _{IN} applied already	135	200	450	μs
t _{ramp}	Ramp time; SS/TR Pin Open	I _{OUT} = 0 mA, time from first switching pulse until 95% of nominal output voltage	100	150	200	μs


⁽¹⁾ This is the static current limit. It can be temporarily higher in applications due to internal propagation delay (see *Current Limit And Short Circuit Protection section*).

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



7.6 Typical Characteristics



8 Parameter Measurement Information

8.1 Schematic




Figure 8-1. Measurement Setup for TPSM8281x

Table 8-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER (1)			
IC	TPSM82810 or TPSM82813	Texas Instruments			
C _{IN}	22 μF / X7T / 10 V; GRM21BD71A226ME44	Murata			
C _{OUT}	3 x 22 µF / X7T / 10 V; GRM21BD71A226ME44	Murata			
C _{SS}	4.7 nF	Any			
R _{CF}	10 kΩ	Any			
C _{FF}	10 pF	Any			
R ₁	Depending on VOUT	Any			
R ₂	Depending on VOUT	Any			
R ₃	100 kΩ	Any			

(1) See the Third-party Products Disclaimer.




9 Detailed Description

9.1 Overview

The TPSM8281x synchronous switch mode DC/DC converter power modules are based on a fixed-frequency peak current-mode control topology. The control loop is internally compensated. To optimize the bandwidth of the control loop to the wide range of output capacitance that can be used with the TPSM8281x, one of three internal compensation settings can be selected. See *Section 9.3.3*. The compensation setting is selected either by a resistor from COMP/FSET to GND, or by the logic state of this pin. The regulation network achieves fast and stable operation with small external components and low-ESR ceramic output capacitors.

The devices support fixed-frequency forced PWM operation with the MODE/SYNC pin tied to a logic high level. When the MODE/SYNC pin is set to a logic low level, the device operates in power save mode (PFM) at low-output currents and automatically transitions to fixed-frequency PWM mode at higher output currents. In PFM mode, the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output currents. The device can be synchronized to an external clock signal in a range from 1.8 MHz to 4 MHz applied to the MODE/SYNC pin.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Precise Enable (EN)

The TPSM8281x starts operation when the rising EN threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off. The voltage applied at the EN pin of the TPSM8281x is compared to a fixed threshold of 1.1 V for a rising voltage.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The Precise Enable input provides a user-programmable undervoltage lockout by adding a resistor divider to the input of the EN pin. The Precise Enable input also allows you to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a precise power-up delay. See the *Achieving a Clean Start-up by Using a DC/DC Converter with a Precise Enable-pin Threshold Technical Brief* for more details.

9.3.2 Output Discharge

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is disabled and keep the output voltage close to 0 V when the device is off. The output discharge feature is only active once the TPSM8281x has been enabled at least once since the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active is typically 1 V.

9.3.3 COMP/FSET

This pin sets two different parameters independently:

- Internal compensation settings for the control loop (three settings available)
- The switching frequency in PWM mode from 1.8 MHz to 4 MHz

A resistor from COMP/FSET to GND changes the compensation as well as the switching frequency. The change in compensation adapts the device to different values of output capacitance. The resistor must be placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is set after enabling the converter, so a change in the resistor during operation only has an effect on the switching frequency but not on the compensation.

To save external components, the pin can also be directly tied to VIN or GND to set a pre-defined switching frequency and compensation. Do not leave the pin floating.

The switching frequency must be selected based on the maximum input voltage and the output voltage to meet the specifications for the minimum on-time. Using V_{IN} = 5.5 V and V_{OUT} = 1.1 V as an example, the minimum duty cycle given with Equation 1 is 0.2, which results in a maximum switching frequency of 2.67 MHz according to Equation 2.

$$D_{min} = \frac{V_{OUT}}{V_{IN, max}}$$
 (1)

$$f_{s, max} = \frac{1}{t_{on, min} \times D_{min}}$$
(2)

The compensation range has to be chosen based on the minimum effective capacitance used. The capacitance can be increased from the minimum value as given in Table 9-1 up to the maximum of 470 μ F in all of the three compensation ranges. If the capacitance of an output changes during operation, for example, when load switches are used to connect or disconnect parts of the circuitry, the compensation has to be chosen for the minimum capacitance on the output. With large output capacitance, the compensation must be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance but placing less capacitance on the output can lead to instability.

The switching frequency for the different compensation setting is determined by the following equations.

For compensation (comp) setting 1:

$$R_{CF}(k\Omega) = \frac{18MHz \cdot k\Omega}{f_s(MHz)}$$
(3)

For compensation (comp) setting 2:

$$R_{CF}(k\Omega) = \frac{60MHz \cdot k\Omega}{f_s(MHz)} \tag{4}$$

For compensation (comp) setting 3:



$$R_{CF}(k\Omega) = \frac{180MHz \cdot k\Omega}{f_s(MHz)} \tag{5}$$

Table 9-1. Switching Frequency and Compensation

COMPENSATION	R _{CF}	SWITCHING FREQUENCY	MINIMUM OUTPUT CAPACITANCE FOR VOUT < 1 V	MINIMUM OUTPUT CAPACITANCE FOR 1 V ≤ VOUT < 3.3 V	MINIMUM OUTPUT CAPACITANCE FOR VOUT ≥ 3.3 V	
for smallest output capacitance (comp setting 1)	10 kΩ 4.5 kΩ	1.8 MHz (10 kΩ) 4 MHz (4.5 kΩ) according to Equation 3	53 μF	32 μF	27 μF	
for medium output capacitance (comp setting 2)	33 kΩ 15 kΩ	1.8 MHz (33 kΩ) 4 MHz (15 kΩ) according to Equation 4	100 μF	60 μF	50 μF	
for large output capacitance (comp setting 3)	100 kΩ 45 kΩ	1.8 MHz (100 kΩ) 4 MHz (45 kΩ) according to Equation 5	200 μF	120 µF	100 μF	
for smallest output capacitance (comp setting 1)	tied to GND	internally fixed 2.25 MHz	53 μF	32 μF	27 μF	
for large output capacitance (comp setting 3)	tied to V _{IN}	internally fixed 2.25 MHz	200 μF	120 µF	100 μF	

Refer to *Section 10.2.2.4* for further details on the output capacitance required depending on the output voltage. All values are the effective value of capacitance.

A too high resistor value for R_{CF} is read as "tied to V_{IN} ", and a value below the lowest range as "tied to GND". The minimum output capacitance in Table 9-1 is for capacitors close to the output of the device. If the capacitance is distributed, a lower compensation setting can be required.

9.3.4 MODE/SYNC

When MODE/SYNC is set low, the device operates in PWM or PFM mode, depending on the output current. The MODE/SYNC pin forces PWM mode when set high. The pin also allows you to apply an external clock in a frequency range from 1.8 MHz to 4 MHz for external synchronization. When an external clock is applied, the device operates in PWM mode. As with the switching frequency selection, the specification for the minimum ontime has to be observed when applying the external clock signal. When using external synchronization, it is recommended to set the internal switching frequency as set by R_{CF} to a similar value as the externally applied clock. This ensures that, if the external clock fails, the switching frequency stays in the same range and the settling time to the internal clock is reduced. When there is no resistor from COMP/FSET to GND, but the pin is pulled high or low, external synchronization is not possible. An internal PLL allows you to change from an internal clock to external clock during operation. The synchronization to the external clock is done on the falling edge of the applied clock to the rising edge of the internal SW pin. The MODE/SYNC pin can be changed during operation.

9.3.5 Spread Spectrum Clocking (SSC) - TPSM8281xS

These devices offer spread spectrum clocking, where the switching frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is typically between the nominal switching frequency and up to 288 kHz above the nominal switching frequency. When the device is externally synchronized, the TPSM8281xS follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during soft start.

9.3.6 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the MOSFETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage goes below the falling threshold.

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback

9.3.7 Power-Good Output (PG)

The device has a power good output with window comparator. The PG pin goes high impedance once the FB pin voltage is above 95% and less than 107% of the nominal voltage, and is driven low once the voltage falls below typically 90% or higher than 110% of the nominal voltage. Table 9-2 shows the typical PG pin logic. The PG pin is an open-drain output and is specified to sink up to 2 mA. The power good output requires a pullup resistor connected to any voltage rail less than VIN. The PG signal can be used for sequencing of multiple rails by connecting to the EN pin of other converters. If not used, the PG pin can be left floating or connected to GND.

Table 9-2. Power Good Pin Logic

DE	VICE STATE	PG LOGIC STATUS			
DE	VICESIAIE	HIGH IMPEDANCE	LOW		
Enabled (EN = High)	0.57 V ≤ V _{FB} ≤ 0.642 V	√			
Lilabled (LIV - Flight)	V _{FB} < 0.54 V or V _{FB} > 0.66 V		V		
Shutdown (EN = Low)			V		
UVLO	2 V ≤ V _{IN} < V _{UVLO}		√		
Thermal Shutdown	$T_J > T_{JSD}$		√		
Power Supply Removal	V _{IN} < 2 V	√			

The PG pin has a 40-µs deglitch time on the falling edge.

9.3.8 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 170°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When T_J decreases below the hysteresis amount of typically 15°C, the converter resumes normal operation, beginning with soft start. During PFM, the thermal shutdown is not active.

9.4 Device Functional Modes

9.4.1 Pulse Width Modulation (PWM) Operation

The TPSM8281x has two operating modes: Forced PWM mode and PFM/PWM mode.

With the MODE/SYNC pin set to high, the TPSM8281x operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP/FSET pin to GND or by an external clock signal applied to the MODE/SYNC pin.

9.4.2 Power Save Mode Operation (PFM/PWM)

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the peak inductor current is above the PFM threshold of about 1.2 A. When the peak inductor current drops below the PFM threshold, the device starts to skip switching pulses.

In power save mode, the switching frequency decreases linearly with the load current to maintain high efficiency. The linear behavior of the switching frequency in power save mode is shown in Figure 9-1.




Figure 9-1. Switching frequency versus Output Current ($V_{IN} = 5 \text{ V}$, $V_{OUT} = 1.8 \text{ V}$)

9.4.3 100% Duty-Cycle Operation

The device offers a low input-to-output voltage differential by entering 100% duty cycle mode. When the minimum off-time of typically 30 ns is reached, the TPSM8281x skips switching cycles while it approaches 100% mode. In 100% mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain a minimum output voltage is given by:

$$V_{IN (min)} = V_{OUT (min)} + I_{OUT} \times R_{DP}$$
(6)

where

- R_{DP} is the resistance from V_{IN} to V_{OUT}, which includes the high-side MOSFET on-resistance and DC resistance of the inductor
- V_{OUT (min)} is the minimum output voltage the load can accept

9.4.4 Current Limit and Short Circuit Protection

The TPSM8281x is protected against overload and short circuit events. If the inductor current exceeds the current limit I_{LIMH}, the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. The high-side MOSFET turns on again only if the current in the low-side MOSFET has decreased below the low-side current limit. Due to internal propagation delays, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \cdot t_{PD} \tag{7}$$

where

- I_{LIMH} is the static current limit, as specified in the electrical characteristics
- L is the effective inductance (typically 470 nH)
- V_L is the voltage across the inductor (V_{IN} V_{OUT})
- t_{PD} is the internal propagation delay of typically 50 ns

The dynamic peak current is calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \cdot 50ns$$
(8)

The low-side MOSFET also contains a negative current limit to prevent excessive current from flowing back through the inductor to the input. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off. In this scenario, both MOSFETs are off until the start of the next cycle. The negative current limit is only active in Forced PWM mode.

9.4.5 Soft Start / Tracking (SS/TR)

The internal soft-start circuitry controls the output voltage slope during start-up. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high, the device starts switching after a delay of about 200 μ s. Then V_{OUT} rises with a slope controlled by an external capacitor connected to the SS/TR pin.

A capacitor connected from SS/TR to GND is charged with 2.5 μ A by an internal current source during soft start until it reaches the reference voltage of 0.6 V. After reaching 0.6 V, the SS/TR pin voltage is clamped internally while the SS/TR pin voltage keeps rising to a maximum of about 3.3 V. The capacitance required to set a certain ramp-time (t_{ramp}) is:

$$Css[nF] = \frac{2.5\mu A \cdot t_{ramp}[ms]}{0.6V}$$
(9)

Leaving the SS/TR pin un-connected provides the fastest start-up ramp of 150 μ s typically. If the device is set to shutdown (EN = GND), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin to GND to ensure a proper low level. Returning from those states causes a new start-up sequence.

A voltage applied at the SS/TR pin can also be used to track a master voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. An external voltage applied on SS/TR is internally clamped to the feedback voltage (0.6 V). It is recommended to set the final value of the external voltage on SS/TR to be slightly above 0.6 V to make sure the device operates with its internal reference voltage when the power-up sequencing is finished. See *Section* 10.3.1.



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPSM8281x are synchronous step-down converter power modules. The required power inductor is integrated inside the TPSM8281x. The inductor is shielded and has an inductance of 470 nH with approximately a ±20% tolerance. The TPSM82810 and TPSM82813 are pin-to-pin and BOM-to-BOM compatible, differing only in their rated output current.

10.2 Typical Application




Figure 10-1. Typical Application Schematic

10.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

10.2.2 Detailed Design Procedure

10.2.2.1 Programming the Output Voltage

The output voltage of the TPSM8281x is adjustable. Choose resistors R1 and R2 to set the output voltage within a range of 0.6 V to 5.5 V according to Equation 10. To keep the feedback (FB) net robust from noise, set R2 equal to or lower than 100 k Ω to have at least 6 μ A of current in the voltage divider. Lower values of FB resistors achieve better noise immunity, and lower light load efficiency, as explained in the *Design Considerations for a Resistive Feedback Divider in a DC/DC Converter Technical Brief*.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.6V} - 1\right)$$
(10)

10.2.2.2 Feedforward capacitor

A feedforward capacitor (C_{FF}) is recommended in parallel with R_1 in order to improve the transient response. Regardless of the FB resistor values, the C_{FF} value should always be 10 pF.

10.2.2.3 Input Capacitor

For most applications, a $22-\mu F$ nominal ceramic capacitor is recommended. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A X7R or X7T multilayer ceramic capacitor (MLCC) is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For applications with ambient temperatures below $85^{\circ}C$, a capacitor with X5R dielectric can be used. Ceramic capacitors have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating. The minimum required input capacitance is $5~\mu F$.


10.2.2.4 Output Capacitor

The architecture of the TPSM8281x allows the use of ceramic output capacitors which have low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get a narrow capacitance variation with temperature, it is recommended to use an X7R or X7T dielectric. At temperatures below 85°C, an X5R dielectric can be used.


Using a higher capacitance value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from COMP/FSET to GND, the device can be compensated in three steps based on the minimum capacitance used on the output. The maximum capacitance is 470 μ F in any of the compensation settings. The minimum capacitance required on the output depends on the compensation setting and output voltage as shown in Table 9-1. For output voltages below 1 V, the minimum required capacitance increases linearly from 32 μ F at 1 V to 53 μ F at 0.6 V with the compensation setting for smallest output capacitance. Other compensation settings scale the same. Ceramic capacitors have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating.


10.2.2.5 Application Curves

 $T_A = 25$ °C, $V_{IN} = 5$ V, $V_{OUT} = 1.8$ V, 1.8 MHz, PWM mode, BOM = Table 8-1 unless otherwise noted.













Figure 10-14. Output Voltage versus Output Current

Figure 10-15. Load Transient Response







Figure 10-16. Load Transient Response

Figure 10-17. Output and Input Voltage Ripple







Figure 10-18. Output and Input Voltage Ripple

Figure 10-19. Start-Up Timing





10.3 System Examples

10.3.1 Voltage Tracking

The SS/TR pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in Figure 10-21. From 0 V to 0.6 V, the internal reference voltage to the internal error amplifier follows the SS/TR pin voltage. When the SS/TR pin voltage is above 0.6 V, the voltage tracking is disabled and the FB pin voltage is regulated at 0.6 V. The device achieves ratiometric or coincidental (simultaneous) output tracking, as shown in Figure 10-22.

The R2 value should be set properly to achieve accurate voltage tracking by taking the 2.5- μ A charging current into account. 1 k Ω or smaller is a sufficient value for R2. For decreasing SS/TR pin voltage, the device does not sink current from the output when the device is in PFM mode. The resulting decrease of the output voltage can be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is VIN+0.3 V.




Figure 10-21. Schematic for Output Voltage Tracking




Figure 10-22. Output Voltage Tracking



10.3.2 Synchronizing to an External Clock

The TPSM8281x can be synchronized by applying a clock on the MODE/SYNC pin. There is no need for any additional circuitry. See Figure 10-23. The clock can be applied, changed, and removed during operation. The value of the R _{CF} resistor is recommended to be chosen such that the internally defined frequency and the externally-applied frequency are close to each other in order to have a fast settling time to the external clock. Synchronizing to a clock is not possible, if the COMP/FSET pin is connected to Vin or GND. Figure 10-24 and Figure 10-25 show the external clock being applied and removed. When an external clock is applied, the device operates in PWM mode.





Figure 10-23. Frequency Synchronization



11 Power Supply Recommendations

The TPSM8281x device family has no special requirements for its input power supply. The output current of the input power supply needs to be rated according to the supply voltage, output voltage, and output current of the TPSM8281x.

12 Layout

12.1 Layout Guidelines

A proper layout is critical for the operation of any switched mode power supply, especially at high switching frequencies. Therefore, the PCB layout of the TPSM8281x demands careful attention to ensure best performance. A poor layout can lead to issues like bad line and load regulation, instability, increased EMI radiation, and noise sensitivity. Refer to the *Five Steps to a Great PCB Layout for a Step-Down Converter Technical Brief* for a detailed discussion of general best practices. Specific recommendations for the device are listed below.

- The input capacitor should be placed as close as possible to the VIN and GND pins of the device. This is the most critical component placement. Route the input capacitor directly to the VIN and GND pins avoiding vias.
- Place the output capacitor ground close to the VOUT and GND pins and route it directly avoiding vias.
- Place the FB resistors, R1 and R2, and the feedforward capacitor C_{FF} close to the FB pin and place C_{SS} close to the SS/TR pin to minimize noise pickup.
- Place the R_{CF} resistor close to the COMP/FSET pin to minimize the parasitic capacitance.
- The recommended layout is implemented on the EVM and shown in its TPSM82810EVM-089 Evaluation Module User's Guide and in Section 12.2.
- The recommended land pattern for the TPSM8281x is shown at the end of this data sheet. For best manufacturing results, it is important to create the pads as solder mask defined (SMD), when some pins (such as VIN, VOUT, and GND) are connected to large copper planes. Using SMD pads keeps each pad the same size and avoids solder pulling the device during reflow.

12.2 Layout Example




Figure 12-1. Example Layout

12.2.1 Thermal Consideration

The TPSM8281x module temperature must be kept less than the maximum rating of 125°C. The following are three basic approaches for enhancing thermal performance:

- · Improve the power dissipation capability of the PCB design.
- · Improve the thermal coupling of the component to the PCB.
- Introduce airflow into the system.



To estimate the approximate module temperature of the TPSM8281x, apply the typical efficiency stated in this data sheet to the desired application condition to compute the power dissipation of the module. Then, calculate the module temperature rise by multiplying the power dissipation by its thermal resistance. For more details on how to use the thermal parameters in real applications, see the application notes: *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs* and *Semiconductor and IC Package Thermal Metrics*.

The thermal values in *Section 7.4* used the recommended land pattern, shown at the end of this data sheet, including the 18 vias as they are shown. The TPSM8281x was simulated on a PCB defined by JEDEC 51-7. The 9 vias on the GND pins were connected to copper on other PCB layers, while the remaining 9 vias were not connected to other layers.

13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, TPSM82810EVM-089 Evaluation Module

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





5-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPSM82810SILR	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	FG	Samples
TPSM82810SSILR	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	GC	Samples
TPSM82813SILR	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	GD	Samples
TPSM82813SSILR	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	HF	Samples
XPSM82810SILT	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	X TPSM8281X	Samples
XPSM82813SILT	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	I P TPSM8281X	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

5-Feb-2021


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



MICRO SYSTEM IN PACKAGE



MicroSiP is a trademark of Texas Instruments


NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. Pick and place nozzle Ø 1.3 mm or smaller recommended.
- 4. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.



MICRO SYSTEM IN PACKAGE




NOTES: (continued)

- 5. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



MICRO SYSTEM IN PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:

TPSM82810SILR TPSM82810SSILR TPSM82813SILR TPSM82813SSILR