Table 2.1

# **Instruction Set**

## **Instruction Set**

I
Ξ
Ž
¥
<b>=</b>

(1) Data Transfer Instructions

			Ad	ddress	ing Mo	de an	d Instr	uction	Lengt	h (Byte	es)								No.	
	Mnemonic	Size				Rn)	@-ERn/@ERn+		6			Operation		Соі	nditio	on C	ode		State	es*1
			XX#	Ru	@ ERn	@ (d,ERn)	@-ERr	@ aa	@(d,PC)	@ @ aa	I		ı	н	N	z	v	С	Normal	Advanced
MOV	MOV.B #xx:8,Rd	В	2									#xx:8→Rd8	_	-	<b>1</b>	<b>1</b>	0		1	
	MOV.B Rs,Rd	В		2								Rs8→Rd8	_	_	<b>\$</b>	<b>\$</b>	0	_	1	1
	MOV.B @ERs,Rd	В			2							@ERs→Rd8	_	-	<b>\$</b>	<b>\$</b>	0	_	2	2
	MOV.B @(d:16, ERs), Rd	В				4						@(d:16,ERs)→Rd8	T-	-	<b>1</b>	<b>\$</b>	0	<b> </b>	3	3
	MOV.B @(d:32,ERs),Rd	В				8						@(d:32,ERs)→Rd8	_	I-	<b>1</b>	<b>1</b>	0	_	5	<u> </u>
	MOV.B @ERs+,Rd	В					2					@ERs→Rd8,ERs32+1→ERs32	_	-	<b>1</b>	<b>1</b>	0	_	3	3
	MOV.B @aa:8,Rd	В						2				@aa:8→Rd8	T-	<u>                                     </u>	<b>1</b>	<b>1</b>	0		2	2
	MOV.B @aa:16,Rd	В						4				@aa:16→Rd8	_	<u> </u>	<b>1</b>	<b>1</b>	0		3	3
	MOV.B @aa:32,Rd	В						6				@aa:32→Rd8	1—	<u> </u>	<b>1</b>	<b>1</b>	0		4	Į.
	MOV.B Rs,@ERd	В			2							Rs8→@ERd	_	_	<b>1</b>	<b>1</b>	0		2	)
	MOV.B Rs,@(d:16,ERd)	В				4						Rd8→@(d:16,ERd)	_	_	<b>1</b>	<b>1</b>	0		3	3
	MOV.B Rs,@(d:32,ERd)	В				8						Rd8→@(d:32,ERd)	T-	<u> </u>	<b>1</b>	<b>1</b>	0		5	;
	MOV.B Rs,@-ERd	В					2					ERd32–1→ERd32,Rs8→@ERd	_	Ī-	<b></b>	<b>1</b>	0		3	3
	MOV.B Rs,@aa:8	В						2				Rs8→@aa:8	_	_	<b>1</b>	<b>1</b>	0	_	2	)
	MOV.B Rs,@aa:16	В						4				Rs8→@aa:16	_	Ī-	<b>1</b>	<b>1</b>	0	_	3	3
	MOV.B Rs,@aa:32	В						6				Rs8→@aa:32	T-	<u> </u>	<b>1</b>	<b>1</b>	0		4	1
	MOV.W #xx:16,Rd	W	4									#xx:16→Rd16	_	Ī-	<b>1</b>	<b>1</b>	0		2	2
	MOV.W Rs,Rd	W		2								Rs16→Rd16	_	_	<b>1</b>	<b>1</b>	0		1	1
	MOV.W @ERs,Rd	W			2							@ERs→Rd16	_	_	<b>1</b>	<b>1</b>	0		2	2
	MOV.W @(d:16,ERs),Rd	W				4						@(d:16,ERs)→Rd16	1_	<u>                                     </u>	<b>1</b>	<b>1</b>	0		3	3
	MOV.W @(d:32,ERs),Rd	W				8						@(d:32,ERs)→Rd16	_	Ī-	<b></b>	<b>1</b>	0		5	;
	MOV.W @ERs+,Rd	W					2					@ERs→Rd16,ERs32+2→@ERs32	1_	_	<b>1</b>	<b>1</b>	0		3	3
	MOV.W @aa:16,Rd	W						4				@aa:16→Rd16	_	<u> </u>	<b>1</b>	<b>1</b>	0		3	3
	MOV.W @aa:32,Rd	W						6				@aa:32→Rd16	1_	Ι_	<b>1</b>	<b>1</b>	0		4	
	MOV.W Rs,@ERd	W			2							Rs16→@ERd	1_	<u> </u>	<b>1</b>	<b>1</b>	0		2	,
	MOV.W Rs,@(d:16,ERd)	W				4						Rs16→@(d:16,ERd)	1_	1_	<b>1</b>	<b>1</b>	0		3	
	MOV.W Rs,@(d:32,ERd)	W				8						Rs16→@(d:32,ERd)	1_	1_	<b>1</b>	<b>1</b>	0		5	 ;
	MOV.W Rs,@-ERd	W					2					ERd32–2→ERd32,Rs16→@ERd	1_	<u> </u>	<b>1</b>	<b>1</b>	0		3	3
	MOV.W Rs,@aa:16	W						4				Rs16→@aa:16	1_	<u> </u>	$\uparrow$	<b></b>	0		3	
	MOV.W Rs,@aa:32	W						6				Rs16→@aa:32	1_	1_	<b></b>	<b></b>	0		4	

			Ac	dress	ing Mo	de an	d Instr	uction	Lengt	h (Byte	es)								
	Mnemonic	Size			_	ERn)	-ERn/@ERn+		()	aa		Operation		Co	nditi	on C	ode	•	No. of States*1
			××#	Rn	@ERn	@(d,ERn)	@-E	@ 9a	@(d,PC)	@ @			ı	н	N	z	v	С	Normal Advanced
MOV	MOV.L #xx:32,ERd	L	6									#xx:32→ERd32	_	_	1	\$	0		3
	MOV.L ERs,ERd	L		2								ERs32→ERd32	_	_	1	<b>\$</b>	0	_	1
	MOV.L @ERs,ERd	L			4							@ERs→ERd32	_	_	1	<b>1</b>	0	_	4
	MOV.L @(d:16,ERs),ERd	L				6						@(d:16,ERs)→ERd32	_	_	1	<b>\$</b>	0		5
1	MOV.L @(d:32,ERs),ERd	L				10						@(d:32,ERs)→ERd32	_	_	1	1	0	_	7
	MOV.L @ERs+,ERd	L					4					@ERs→ERd32,ERs32+4→@ERs32	_	_	1	1	0		5
	MOV.L @aa:16,ERd	L						6				@aa:16→ERd32	_	_	1	<b>\$</b>	0	_	5
1	MOV.L @aa:32,ERd	L						8				@aa:32→ERd32	_	_	1	<b>\$</b>	0	_	6
	MOV.L ERs,@ERd	L			4							ERs32→@ERd	_	_	1	<b>1</b>	0	_	4
	MOV.L ERs,@(d:16,ERd)	L				6						ERs32→@(d:16,ERd)	_	_	1	1	0		5
	MOV.L ERs,@(d:32,ERd)	L				10						ERs32→@(d:32,ERd)	_	_	1	<b>\$</b>	0	_	7
	MOV.L ERs,@-ERd	L					4					ERd32–4→ERd32,ERs32→@ERd	_	_	1	<b>\$</b>	0	_	5
	MOV.L ERs,@aa:16	L						6				ERs32→@aa:16	_	_	1	<b>\$</b>	0	_	5
	MOV.L ERs,@aa:32	L						8				ERs32→@aa:32	_	_	1	1	0	_	6
POP	POP.W Rn	W									2	@SP→Rn16,SP+2→SP	_	_	1	<b>1</b>	0		3
	POP.L ERn	L									4	@SP→ERn32,SP+4→SP	_	_	1	<b>\$</b>	0	_	5
PUSH	PUSH.W Rn	W									2	SP–2→SP,Rn16→@SP	_	-	1	1	0		3
	PUSH.L ERn	L									4	SP–4→SP,ERn32→@SP	_	-	1	1	0		5
LDM	LDM.L @SP+,(ERm-ERn)	L									4	(@SP→ERn32,SP+4→SP) Repeated for each register restored	_	-	-	_	-	_	7/9/11*3
STM	STM.L (ERm-ERn),@-SP	L									4	(SP–4→SP,ERn32→@SP) Repeated for each register saved					_	_	7/9/11*3
MOVFPE	MOVFPE@aa:16,Rd	В						4				@aa:16→Rd (synchronized with E clock)	_	_	\$	<b>1</b>	0	_	(1)
MOVTPE	MOVTPE Rs,@aa:16	В						4				Rs→@aa:16 (synchronized with E clock)	_		1	<b>1</b>	0	_	(1)

### (2) Arithmetic Operation Instructions

			Ad	ddress	ing Mo	de an	d Instr	uction	Lengt	h (Byte	es)								No.	of
	Mnemonic	Size			c c	@(d,ERn)	@-ERn/@ERn+		PC)	aa		Operation		Coi	nditi	on C	ode		State	es*1
			XX#	R	@ERn	@(d,	@ -E	@ aa	@(d,PC)	(a) (b)	ı		ı	н	N	z	v	С	Normal	Advanced
ADD	ADD.B #xx:8,Rd	В	2									Rd8+#xx:8→Rd8		1	1	1	\$	1	1	
	ADD.B Rs,Rd	В		2								Rd8+Rs8→Rd8	_	1	1	1	<b>\$</b>	1	1	
	ADD.W #xx:16,Rd	W	4									Rd16+#xx:16→Rd16	-	(2)	1	1	\$	1	2	2
	ADD.W Rs,Rd	W		2								Rd16+Rs16→Rd16		(2)	1	1	\$	1	1	
	ADD.L #xx:32,ERd	L	6									ERd32+#xx:32→ERd32		(3)	1	1	<b>1</b>	1	3	3
	ADD.L ERs,ERd	L		2								ERd32+ERs32→ERd32	_	(3)	1	1	<b>1</b>	1	1	
ADDX	ADDX #xx:8,Rd	В	2									Rd8+#xx:8+C→Rd8		1	1	(4)	<b>1</b>	1	1	
	ADDX Rs,Rd	В		2								Rd8+Rs8+C→Rd8		1	1	(4)	<b>1</b>	1	1	
ADDS	ADDS #1,ERd	L		2								ERd32+1→ERd32	_	_	_	_	_	_	1	
	ADDS #2,ERd	L		2								ERd32+2→ERd32		_	_	<b> </b> —	_	-	1	
	ADDS #4,ERd	L		2								ERd32+4→ERd32	_	<u> </u>	_	<u> </u>	_	-	1	
INC	INC.B Rd	В		2								Rd8+1→Rd8	_	_	1	<b>1</b>	<b>\$</b>		1	
	INC.W #1,Rd	W		2								Rd16+1→Rd16		_	1	1	<b>1</b>		1	
	INC.W #2,Rd	W		2								Rd16+2→Rd16		_	1	1	<b>1</b>	-	1	
	INC.L #1,ERd	L		2								ERd32+1→ERd32	_	_	1	<b>1</b>	<b>\$</b>	_	1	
	INC.L #2,ERd	L		2								ERd32+2→ERd32		_	1	1	<b>\$</b>		1	
DAA	DAA Rd	В		2								Rd8 decimal adjust → Rd8		*	1	1	*	-	1	
SUB	SUB.B Rs,Rd	В		2								Rd8–Rs8→Rd8	_	1	1	1	<b>\$</b>	1	1	
	SUB.W #xx:16,Rd	W	4									Rd16-#xx:16→Rd16		(2)	1	1	<b>\$</b>	1	2	,
	SUB.W Rs,Rd	W		2								Rd16–Rs16→Rd16		(2)	1	1	<b>1</b>	1	1	
	SUB.L #xx:32,ERd	L	6									ERd32-#xx:32→ERd32	_	(3)	1	1	<b>\$</b>	1	3	3
	SUB.L ERs,ERd	L		2								ERd32-ERs32→ERd32		(3)	1	1	<b>1</b>	1	1	
SUBX	SUBX #xx:8,Rd	В	2									Rd8-#xx:8-C→Rd8		1	1	(4)	<b>1</b>	1	1	
	SUBX Rs,Rd	В		2								Rd8-Rs8-C→Rd8	_	1	1	(4)	<b>\$</b>	1	1	
SUBS	SUBS #1,ERd	L		2								ERd32-1→ERd32		_	_		_		1	
	SUBS #2,ERd	L		2								ERd32–2→ERd32		<u>                                       </u>	_	<b> </b>	_	1-1	1	
	SUBS #4,ERd	L		2								ERd32-4→ERd32	_	_	_	_	_		1	
DEC	DEC.B Rd	В		2								Rd8–1→Rd8	1_	<u> </u>	1	1	<b>1</b>		1	
	DEC.W #1,Rd	W		2								Rd16–1→Rd16	1_	<u> </u>	1	1	<b>1</b>		1	
	DEC.W #2,Rd	W		2								Rd16–2→Rd16	_	_	1	1	<b>1</b>		1	
	DEC.L #1,ERd	L		2								ERd32–1→ERd32		_	1	1	1	_	1	
	DEC.L #2,ERd	L		2								ERd32-2→ERd32	1_	1_	1	1	1		1	

			Address	ing Mo	ode an	d Instr	uction	Lengt	h (Byte	es)								No. of
	Mnemonic	Size		_ c	@(d,ERn)	@-ERn/@ERn+		PC)	aa		Operation		Со	nditi	on C	ode		No. of States*1 Advanced
			#xx Rn	@ ERn	@ (d,	@	@ aa	@(d,PC)	0	ı		ı	н	N	z	v	С	Normal Advance
DAS	DAS Rd	В	2								Rd8 decimal adjust →Rd8	_	*	1	1	*	_	1
MULXU	MULXU.B Rs,Rd	В	2								Rd8×Rs8→Rd16 (unsigned multiplication)	_	_	_	_	_	_	3 (12*7) *4
	MULXU.W Rs,ERd	W	2								Rd16×Rs16→ERd32 (unsigned multiplication)	-	-	-	-	-	-	4 (20*7) *4
MULXS	MULXS.B Rs,Rd	В	4								Rd8×Rs8→Rd16 (signed multiplication)	_	-	1	\$	_	_	4 (13*7) *5
	MULXS.W Rs,ERd	W	4								Rd16×Rs16→ERd32 (signed multiplication)	-	-	1	\$	_	-	5 (21*7) *5
DIVXU	DIVXU.B Rs,Rd	В	2								Rd16÷Rs8→Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	_	-	(5)	(6)	_	_	12
	DIVXU.W Rs,ERd	W	2								ERd32÷Rs16→ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	-	-	(5)	(6)	_	_	20
DIVXS	DIVXS.B Rs,Rd	В	4								Rd16÷Rs8→Rd16 (RdH: remainder, RdL: quotient) (signed division)	_	-	(7)	(6)	_	_	13
	DIVXS.W Rs,ERd	W	4								ERd32÷Rs16→ERd32 (Ed: remainder, Rd: quotient) (signed division)	-	-	(7)	(6)	_	_	21
CMP	CMP.B #xx:8,Rd	В	2								Rd8-#xx:8	_	1	1	1	1	1	1
	CMP.B Rs,Rd	В	2								Rd8-Rs8	_	1	1	1	\$	1	1
	CMP.W #xx:16,Rd	W	4								Rd16-#xx:16	_	(2)	1	1	1	1	2
	CMP.W Rs,Rd	W	2								Rd16-Rs16	_	(2)	1	1	1	1	1
	CMP.L #xx:32,ERd	L	6								ERd32-#xx:32	_	(3)	1	1	1	1	3
	CMP.L ERs,ERd	L	2								ERd32-ERs32	_	(3)	1	1	1	1	1
NEG	NEG.B Rd	В	2								0–Rd8→Rd8	_	1	1	1	1	1	1
	NEG.W Rd	W	2								0–Rd16→Rd16	_	1	1	1	1	1	1
	NEG.L ERd	L	2								0–ERd32→ERd32	_	1	1	1	1	1	1
EXTU	EXTU.W Rd	W	2								0→( <bits 15="" 8="" to=""> of Rd16)</bits>	_	_	0	1	0	_	1
	EXTU.L ERd	L	2								0→( <bits 16="" 31="" to=""> of ERd32)</bits>	_	_	0	1	0	_	1
EXTS	EXTS.W Rd	W	2								( <bit 7=""> of Rd16)→(<bits 15="" 8="" to=""> of Rd16)</bits></bit>	_	-	1	1	0	_	1
	EXTS.L ERd	L	2								( <bit 15=""> of ERd32)→(<bits 16="" 31="" to=""> of ERd32)</bits></bit>	_	_	1	\$	0	_	1
TAS	TAS @ERd*8	В		4							@ERd–0→set CCR, 1→( <bit 7=""> of @ERd)</bit>	_	_	1	1	0	_	4

			Ad	ddress	ing Mo	de an	d Instr	uction	Lengt	h (Byte	es)								Na	
	Mnemonic	Size			_	(d,ERn)	ERn/@ERn+		(၁၀	aa		Operation		Coi	nditi	on C	ode	-	No. State	
			XX#	Rn	@ERn	@(q,E	@-EF	@ aa	@(d,PC)	@ @	ı		ı	н	N	z	V	С	Normal	Advan
MAC*9	MAC @ERn+,@ERm+	_					4					@ERn×@ERm+MAC→MAC (signed multiplication) ERn+2→ERn,ERm+2→ERm	_	_	(8)	(8)	(8)	_	4	
CLRMAC*9	CLRMAC	l —									2	0→MACH, MACL	_	_	_	_	_	_	2 ;	*6
LDMAC*9	LDMAC ERs,MACH	L		2								ERs→MACH	_	_	_	_	_	_	2 ;	*6
	LDMAC ERs,MACL	L		2								ERs→MACL	_	_	_	_	_	_	2 ;	*6
STMAC*9	STMAC MACH,ERd	L		2								MACH→ERd	_	_	1	<b>1</b>	1	_	1 ;	*6
	STMAC MACL,ERd	L		2								MACL→ERd	_	_	1	1	1		1 :	*6

### (3) Logic Operation Instructions

			Ad	dress	ing Mo	de and	d Instr	uction	Lengt	h (Byte	es)								Na	-f
	Mnemonic	Size				Rn)	-ERn/@ERn+		6			Operation		Co	nditi	on C	ode			es*1
			××#	Rn	@ERn	@(d,ERn)	@-ER	@ aa	@(d,PC)	@ @aa	I		1	Н	N	z	v	С	Normal	Advanced
AND	AND.B #xx:8,Rd	В	2									Rd8∧#xx:8→Rd8	-	-	<b>1</b>	1	0	_		1
	AND.B Rs,Rd	В		2								Rd8∧Rs8→Rd8	-	-	<b>\$</b>	1	0	_		1
	AND.W #xx:16,Rd	W	4									Rd16∧#xx:16→Rd16	-	-	<b>\$</b>	1	0	_	2	2
	AND.W Rs,Rd	W		2								Rd16∧Rs16→Rd16	-	_	<b>\$</b>	1	0	_		1
	AND.L #xx:32,ERd	L	6									ERd32∧#xx:32→ERd32	-	-	<b>\$</b>	1	0	_	;	3
	AND.L ERs,ERd	L		4								ERd32∧ERs32→ERd32	-	_	<b>\$</b>	1	0	_	2	2
OR	OR.B #xx:8,Rd	В	2									Rd8∨#xx:8→Rd8	-	-	<b>\$</b>	1	0	_		1
	OR.B Rs,Rd	В		2								Rd8∨Rs8→Rd8	-	-	<b>\$</b>	1	0	_		1
	OR.W #xx:16,Rd	W	4									Rd16∨#xx:16→Rd16	-	-	<b>\$</b>	1	0	_	2	2
	OR.W Rs,Rd	W		2								Rd16∨Rs16→Rd16	-	_	<b>\$</b>	1	0	_		1
	OR.L #xx:32,ERd	L	6									ERd32√#xx:32→ERd32	-	-	<b>\$</b>	1	0	_	;	3
	OR.L ERs,ERd	L		4								ERd32√ERs32→ERd32	-	-	<b>\$</b>	1	0	_	2	2
XOR	XOR.B #xx:8,Rd	В	2									Rd8⊕#xx:8→Rd8	I-	_	<b>\$</b>	1	0	_		1
	XOR.B Rs,Rd	В		2								Rd8⊕Rs8→Rd8	_	_	<b>\$</b>	1	0	_		1
	XOR.W #xx:16,Rd	W	4									Rd16⊕#xx:16→Rd16	_	_	<b>\$</b>	1	0	_	:	2
	XOR.W Rs,Rd	W		2								Rd16⊕Rs16→Rd16	-	-	<b>\$</b>	1	0	_		1
	XOR.L #xx:32,ERd	L	6									ERd32⊕#xx:32→ERd32	-	-	<b>\$</b>	1	0	_	;	3
	XOR.L ERs,ERd	L		4								ERd32⊕ERs32→ERd32	1-	_	<b>1</b>	1	0	_	2	2
NOT	NOT.B Rd	В		2								¬ Rd8→Rd8	_	_	<b>1</b>	1	0	_		1
	NOT.W Rd	W		2								¬ Rd16→Rd16	_	_	<b>\$</b>	1	0	_		1
	NOT.L ERd	L		2								¬ Rd32→Rd32	-	_	<b>1</b>	1	0			1

## (4) Shift Instructions

			Ad	ldressi	ing Mo	de and	d Instr	uction	Lengtl	h (Byte	es)							Nz	o. of
	Mnemonic	Size			_	:Rn)	@-ERn/@ERn+		()	ro .		Operation		Cond	dition	Cod	le	Sta	ites*1
			xx#	Rn	@ERn	@ (d,ERn)	@-ER	@ aa	@(d,PC)	@ @ aa	I		1	н	N Z	V	С	Normal	Advanced
SHAL	SHAL.B Rd	В		2											1 1				1
	SHAL.B #2,Rd	В		2											1 1				1
	SHAL.W Rd	W		2								<b>-</b> 0			1 1				1
	SHAL.W #2,Rd	W		2								C MSB ← LSB			1 1				1
	SHAL.L ERd	L		2										-	1 1	1			1
	SHAL.L #2,ERd	L		2									-	-	1 1	1	1		1
SHAR	SHAR.B Rd	В		2										-	1 1		1		1
	SHAR.B #2,Rd	В		2										-	1 1		1		1
	SHAR.W Rd	W		2								<b>→</b>	-	-	1 1		1		1
	SHAR.W #2,Rd	W		2								MSB →LSB C	_	-	1 1	0	1		1
	SHAR.L ERd	L		2									_	-	1 1	0	1		1
	SHAR.L #2,ERd	L		2									_	-	1 1	0	1		1
SHLL	SHLL.B Rd	В		2										-	1 1		1		1
	SHLL.B #2,Rd	В		2									-	-	1 1	0	1		1
	SHLL.W Rd	W		2								-0	_	-	1 1	0	1		1
	SHLL.W #2,Rd	W		2								C MSB ← LSB	_	-	1 1	0	1		1
	SHLL.L ERd	L		2									_	-	1 1	0	1		1
	SHLL.L #2,ERd	L		2									_	-	1 1	0	1		1
SHLR	SHLR.B Rd	В		2									-	$-\Gamma$	0 1	0	1		1
	SHLR.B #2,Rd	В		2									_	-	0 1	0	1		1
	SHLR.W Rd	W		2								0→	_	-	0 1	0	1		1
	SHLR.W #2,Rd	W		2								MSB →LSB C	-	$-\Gamma$	0 1	0	1		1
	SHLR.L ERd	L		2								WOD LOD O	-	$-\Gamma$	0 1	0	1		1
	SHLR.L #2,ERd	L		2										-	0 1	0	1		1
ROTXL	ROTXL.B Rd	В		2										_	1 1	0	1		1
	ROTXL.B #2,Rd	В		2										$=$ $\Box$	1 1	0	1		1
	ROTXL.W Rd	W		2								] 47+		-	1 1	0	1		1
	ROTXL.W #2,Rd	W		2								C MSB ← LSB		-	1 1	0	1		1
	ROTXL.L ERd	L		2											1 1	0	1		1
	ROTXL.L #2,ERd	L		2										-	1 1	0	1		1

			Ac	ldress	ing Mo	de an	d Instr	uction	Lengt	h (Byte	es)								No.	of I
	Mnemonic	Size			د	@(d,ERn)	-ERn/@ERn+		PC)	g		Operation		Со	nditi	on C	ode		State	es*1
			XX#	Rn	@ ERn	@(q,	@ F	@ <b>aa</b>	@ (d,PC)	@ @ aa	ı		ı	н	N	z	v	С	Normal	Advanced
ROTXR	ROTXR.B Rd	В		2									_	_	1	<b>1</b>	0	<b>1</b>	1	1
	ROTXR.B #2,Rd	В		2									_	_	1	<b>1</b>	0	1	1	ı
	ROTXR.W Rd	W		2									_	_	1	1	0	<b>1</b>	1	ı
	ROTXR.W #2,Rd	W		2								MSB →LSB C	_	_	1	1	0	1	1	1
	ROTXR.L ERd	L		2								IVISB FLSB C	_	_	1	1	0	1	1	1
	ROTXR.L #2,ERd	L		2									_	_	1	1	0	<b>1</b>	1	1
ROTL	ROTL.B Rd	В		2									-	_	1	1	0	1	1	1
	ROTL.B #2,Rd	В		2									_	_	1	<b>1</b>	0	1	1	1
	ROTL.W Rd	W		2									_	_	1	1	0	1	1	1
	ROTL.W #2,Rd	W		2								C MSB - LSB	_	_	1	1	0	1	1	1
	ROTL.L ERd	L		2								C MSB - LSB	_	_	1	1	0	<b>1</b>	1	1
	ROTL.L #2,ERd	L		2									_	_	1	1	0	<b>1</b>	1	1
ROTR	ROTR.B Rd	В		2									_	_	1	1	0	<b>1</b>	1	ı
	ROTR.B #2,Rd	В		2									_	_	1	<b>1</b>	0	1	1	ı
	ROTR.W Rd	W		2									_	_	1	<b>1</b>	0	1	1	ı
	ROTR.W #2,Rd	W		2									_	_	1	1	0	<b>1</b>	1	1
	ROTR.L ERd	L		2								MSB ──→LSB C	_	_	1	1	0	<b>1</b>	1	1
	ROTR.L #2,ERd	L		2									_	_	1	<b>\$</b>	0	1	1	ı

### (5) Bit Manipulation Instructions

			Ac	ddress	ing Mo	de and	d Instr	uction	Lengtl	h (Byte	es)								No. of	
	Mnemonic	Size				Rn)	-ERn/@ERn+		ට			Operation		Cor	nditio	on C	ode		States	*1
			XX#	Rn	@ERn	@(d,ERn)	@-ER	@aa	@(d,PC)	@ @ aa	1		ı	Н	N	Z	v	С	Normal	Advanced
BSET	BSET #xx:3,Rd	В		2								(#xx:3 of Rd8)←1	-	_	_	_	_	_	1	
	BSET #xx:3,@ERd	В			4							(#xx:3 of @ERd)←1	_	_	_	_	_	-	4	
	BSET #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)←1	_	_	_	_	_	_	4	
	BSET #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)←1	_	_	_	_	_	_	5	
	BSET #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)←1	_	_	_	_	_	_	6	$\Box$
	BSET Rn,Rd	В		2								(Rn8 of Rd8)←1	_	_	_	_	_		1	$\Box$
	BSET Rn,@ERd	В			4							(Rn8 of @ERd)←1	_	_	_	_	_	_	4	
	BSET Rn,@aa:8	В						4				(Rn8 of @aa:8)←1	_	_	_	_	_	_	4	
	BSET Rn,@aa:16	В						6				(Rn8 of @aa:16)←1	_	_	_	_	_	_	5	
	BSET Rn,@aa:32	В						8				(Rn8 of @aa:32)←1	_	_	_	_	_	_	6	
BCLR	BCLR #xx:3,Rd	В		2								(#xx:3 of Rd8)←0	_	_	_	_	_	_	1	$\neg$
	BCLR #xx:3,@ERd	В			4							(#xx:3 of @ERd)←0	_	_	_	_	_	_	4	$\neg$
	BCLR #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)←0	_	_	_	_	_	_	4	$\neg$
	BCLR #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)←0	_	_	_	_	_	_	5	
	BCLR #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)←0	_	_	_	_	_		6	
	BCLR Rn,Rd	В		2								(Rn8 of Rd8)←0	_	_	_	_	_	_	1	
	BCLR Rn,@ERd	В			4							(Rn8 of @ERd)←0	_	_	_	_	_	_	4	
	BCLR Rn,@aa:8	В						4				(Rn8 of @aa:8)←0	_	_	_	_	_	_	4	
	BCLR Rn,@aa:16	В						6				(Rn8 of @aa:16)←0	_	_	_	_	_	_	5	
	BCLR Rn,@aa:32	В						8				(Rn8 of @aa:32)←0	_	_	_	_	_	_	6	
BNOT	BNOT #xx:3,Rd	В		2								(#xx:3 of Rd8)← [¬ (#xx:3 of Rd8)]	_	_	_	_	_	_	1	
	BNOT #xx:3,@ERd	В			4							(#xx:3 of @ERd)← [¬ (#xx:3 of @ERd)]	_	_	_	_	_	_	4	
	BNOT #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)← [¬ (#xx:3 of @aa:8)]	_	_	_	_	_	_	4	
	BNOT #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)← [¬ (#xx:3 of @aa:16)]	_	_	_	_	_	_	5	$\neg$
	BNOT #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)← [¬ (#xx:3 of @aa:32)]	_	_	_	_	_	_	6	$\neg$
	BNOT Rn,Rd	В		2								(Rn8 of Rd8)← [¬ (Rn8 of Rd8)]	_	_	_	_	_	_	1	
	BNOT Rn,@ERd	В			4							(Rn8 of @ERd)← [¬ (Rn8 of @ERd)]	_	_	_	_	_	_	4	
	BNOT Rn,@aa:8	В						4				(Rn8 of @aa:8)← [¬ (Rn8 of @aa:8)]	_	_	_	_	_	_	4	
	BNOT Rn,@aa:16	В						6				(Rn8 of @aa:16)← [¬ (Rn8 of @aa:16)]	_	_	_	_	_		5	
	BNOT Rn,@aa:32	В						8				(Rn8 of @aa:32)← [¬ (Rn8 of @aa:32)]	_	_	_	_	_		6	$\neg$

			Ac	ldress	ing Mo	de an	d Instr	uction	Lengt	h (Byte	es)								No.	of
	Mnemonic	Size				Rn)	@-ERn/@ERn+		(2)			Operation		Coi	nditi	on C	ode		State	es*1
			XX#	Rn	@ ERn	@ (d,ERn)	@-ER	@ <b>aa</b>	@ (d,PC)	@ @ aa	I		1	н	N	z	v	С	Normal	Advanced
BTST	BTST #xx:3,Rd	В		2								(#xx:3 of Rd8)→Z	-	_	-	<b>\$</b>	-	_	1	ı
	BTST #xx:3,@ERd	В				4						(#xx:3 of @ERd)→Z	-	_	_	\$	_	_	3	3
	BTST #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)→Z	—	_	_	\$	_	_	3	3
	BTST #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)→Z		_	_	\$	_	_	4	1
	BTST #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)→Z		_	_	\$	_	_	5	5
	BTST Rn,Rd	В		2								(Rn8 of Rd8)→Z		_	_	\$	_	_	1	ı
	BTST Rn,@ERd	В			4							(Rn8 of @ERd)→Z		_	_	\$	_	_	3	3
	BTST Rn,@aa:8	В						4				(Rn8 of @aa:8)→Z	-	_	_	<b>\$</b>	_		3	3
	BTST Rn,@aa:16	В						6				(Rn8 of @aa:16)→Z	-	_	_	1	_	_	4	4
	BTST Rn,@aa:32	В						8				(Rn8 of @aa:32)→Z	-	_	_	1	_	_	5	5
BLD	BLD #xx:3,Rd	В		2								(#xx:3 of Rd8)→C	-	_	_	_	_	$\Leftrightarrow$	1	1
	BLD #xx:3,@ERd	В			4							(#xx:3 of @ERd)→C		_	_	_	_	1	3	3
	BLD #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)→C		_	_	_	_	1	3	3
	BLD #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)→C		_	_	_	_	1	4	4
	BLD #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)→C		_	_	_	_	1	5	5
BILD	BILD #xx:3,Rd	В		2								¬ (#xx:3 of Rd8)→C	-	_	_	_	_	1	1	
	BILD #xx:3,@ERd	В			4							¬ (#xx:3 of @ERd)→C	-	_	_	_	_	1	3	3
	BILD #xx:3,@aa:8	В						4				¬ (#xx:3 of @aa:8)→C		_	_	_	_	1	3	3
	BILD #xx:3,@aa:16	В						6				¬ (#xx:3 of @aa:16)→C		_	_	_	_	1	4	4
	BILD #xx:3,@aa:32	В						8				¬ (#xx:3 of @aa:32)→C		_	_	_	_	1	5	5
BST	BST #xx:3,Rd	В		2								C→(#xx:3 of Rd8)		_	_	_	_	_	1	
	BST #xx:3,@ERd	В			4							C→(#xx:3 of @ERd24)		_	_	_	_	_	4	4
	BST #xx:3,@aa:8	В						4				C→(#xx:3 of @aa:8)		_	_	_	_	_	4	1
	BST #xx:3,@aa:16	В						6				C→(#xx:3 of @aa:16)	_	_	_	_	_	_	5	5
	BST #xx:3,@aa:32	В						8				C→(#xx:3 of @aa:32)		_	_	_	_	-	6	3
BIST	BIST #xx:3,Rd	В		2								¬ C→(#xx:3 of Rd8)		_	_	_	_	_	1	
	BIST #xx:3,@ERd	В			4							¬ C→(#xx:3 of @ERd24)		_	_	_	_	_	4	4
	BIST #xx:3,@aa:8	В						4				¬ C→(#xx:3 of @aa:8)		_	_	_	<u> </u>	_	4	4
	BIST #xx:3,@aa:16	В						6				¬ C→(#xx:3 of @aa:16)		_	_	_	_	_	5	5
	BIST #xx:3,@aa:32	В						8				¬ C→(#xx:3 of @aa:32)		_	_	_	_	_	6	3

Rev. 3.0,
o, 07/00, p
page 257
of 320

			Ac	ldress	ing Mo	ode and	d Instru	uction	Lengtl	n (Byte	es)		Τ							
	Mnemonic	Size			c	@(d,ERn)	-ERn/@ERn+		PC)	aa		Operation		Co	nditi	on C	ode		No. o	es*1
			XX#	Rn	@ERn	@(d,	@-E	@аа	@(d,PC)	000	I		1	н	N	z	v	С	Normal	Advanced
BAND	BAND #xx:3,Rd	В		2								C∧(#xx:3 of Rd8)→C		_	_	_	_	1	1	
	BAND #xx:3,@ERd	В			4							C^(#xx:3 of @ERd24)→C	<u> -</u>	_	_	_	_	1	3	
	BAND #xx:3,@aa:8	В						4				C∧(#xx:3 of @aa:8)→C		_	_	_	_	1	3	
	BAND #xx:3,@aa:16	В						6				C∧(#xx:3 of @aa:16)→C		_	_	_	_	1	4	
	BAND #xx:3,@aa:32	В						8				C∧(#xx:3 of @aa:32)→C	-	-	_	-	_	1	5	
BIAND	BIAND #xx:3,Rd	В		2								C∧ [¬ (#xx:3 of Rd8)]→C	-	_	_	-	_	1	1	
	BIAND #xx:3,@ERd	В			4							C∧ [¬ (#xx:3 of @ERd24)]→C	-	_	_	_	_	1	3	
	BIAND #xx:3,@aa:8	В						4				C∧ [¬ (#xx:3 of @aa:8)]→C	-	_	_	_	_	1	3	
	BIAND #xx:3,@aa:16	В						6				C∧ [¬ (#xx:3 of @aa:16)]→C	T-	_	_	_	_	1	4	
	BIAND #xx:3,@aa:32	В						8				C∧ [¬ (#xx:3 of @aa:32)]→C	1-	_	_	_	_	1	5	
BOR	BOR #xx:3,Rd	В		2								C∨(#xx:3 of Rd8)→C	1-	_	_	_	_	1	1	
	BOR #xx:3,@ERd	В			4							C√(#xx:3 of @ERd24)→C	1-	_	_	_	_	1	3	
	BOR #xx:3,@aa:8	В						4				C∨(#xx3: of @aa:8)→C	1-	_	_	_	_	1	3	
	BOR #xx:3,@aa:16	В						6				C∨(#xx3: of @aa:16)→C	1-	_	_	_	_	1	4	
	BOR #xx:3,@aa:32	В						8				C√(#xx3: of @aa:32)→C	1-	_	_	_	_	1	5	
BIOR	BIOR #xx:3,Rd	В		2								C∨ [¬ (#xx:3 of Rd8)]→C	T-	_	_	_	_	1	1	
	BIOR #xx:3,@ERd	В			4							C∨ [¬ (#xx:3 of @ERd24)]→C	1-	_	_	_	_	1	3	
	BIOR #xx:3,@aa:8	В						4				C∨ [¬ (#xx:3 of @aa:8)]→C	1-	_	_	_	_	1	3	
	BIOR #xx:3,@aa:16	В						6				C∨ [¬ (#xx:3 of @aa:16)]→C	1-	_	_	_	_	1	4	
	BIOR #xx:3,@aa:32	В						8				C∨ [¬ (#xx:3 of @aa:32)]→C	1-	<u> </u>	_	_	_	1	5	
BXOR	BXOR #xx:3,Rd	В		2								C⊕(#xx:3 of Rd8)→C	1-	_	_	_	_	1	1	
	BXOR #xx:3,@ERd	В			4							C⊕(#xx:3 of @ERd24)→C	1-	_	_	_	_	1	3	
	BXOR #xx:3,@aa:8	В						4				C⊕(#xx:3 of @aa:8)→C	1-	<u> </u>	_	_	_	1	3	
	BXOR #xx:3,@aa:16	В						6				C⊕(#xx:3 of @aa:16)→C	1-	<u> </u>	_	<u> </u>	_	<b>1</b>	4	
	BXOR #xx:3,@aa:32	В						8				C⊕(#xx:3 of @aa:32)→C	1_	_	_	<u>                                     </u>	<u> </u>	<b>1</b>	5	
BIXOR	BIXOR #xx:3,Rd	В		2								C⊕[¬ (#xx:3 of Rd8)]→C	1-	<u> </u>	_	_	_	<b>1</b>	1	
	BIXOR #xx:3,@ERd	В			4							C⊕[¬ (#xx:3 of @ERd24)]→C	1-	<u> </u>	_	_	_	1	3	
	BIXOR #xx:3,@aa:8	В						4				C⊕[¬ (#xx:3 of @aa:8)]→C	1-	1—	_	_	_	1	3	
	BIXOR #xx:3,@aa:16	В						6				C⊕[¬ (#xx:3 of @aa:16)]→C	1-	<u> </u>	_	_	_	1	4	
	BIXOR #xx:3,@aa:32	В						8				C⊕[¬ (#xx:3 of @aa:32)]→C	1-	_	_	<u> </u>	_	<b>1</b>	5	

### (6) Branch Instructions

			Ad	ldress	ing Mo	de an	d Instr	uction	Lengt	h (Byte	es)									No.	of
	Mnemonic	Size				Rn)	@-ERn/@ERn+		(Ç)	e e		Operation			Con	ditio	n Co	ode		State	es*1
			хх#	Rn	@ERn	@(d,ERn)	@-ER	@aa	@(d,PC)	@ @aa	1		Branch Condition	ı	н	N	Z	v	С	Normal	Advanced
Всс	BRA d:8(BT d:8)	_							2			if condition is true then	Always	_	-	_	_		_	2	2
	BRA d:16(BT d:16)	_							4			PC←PC+d		_	-	<u> </u>	_	_	_	3	3
	BRN d:8(BF d:8)	_							2			else next;	Never	_	-	_	_		-	2	2
	BRN d:16(BF d:16)	_							4					_	-	_	_	_	-	3	3
	BHI d:8	_							2				C∨z=0	_	_	_	_	_	_	2	2
	BHI d:16								4					_	_	_	_	_	_	3	3
	BLS d:8	_							2				C∨z=1	_	_	_	_	_	_	2	2
	BLS d:16	_							4					_	-	_	- [	_		3	3
	BCC d:8(BHS d:8)	_							2				C=0	_	_	_	- [	_	_	2	2
	BCC d:16(BHS d:16)	_							4					_	_	_	- [	_		3	3
	BCS d:8(BLO d:8)	_							2				C=1	_	-	_	- [	_		2	2
	BCS d:16(BLO d:16)	_							4					_		_	_	_		3	3
	BNE d:8	_							2				Z=0	_	_	_	_ [	=	_	2	2
	BNE d:16	_							4					_	-	_	- [	_		3	3
	BEQ d:8	_							2				Z=1	_	_	_	- [		_	2	2
	BEQ d:16								4					_	-	_	_	_	_	3	3
	BVC d:8	_							2				V=0	_	-	_	- [	_		2	2
	BVC d:16	_							4					_	_	_	- [	=	_	3	3
	BVS d:8	_							2				V=1	_	_	_	_ [		_	2	2
	BVS d:16	_							4					_		_	_		_	3	3
	BPL d:8	_							2				N=0	_	_	_	- [		_	2	2
	BPL d:16								4					_	-	_	_ [	_	_	3	3
	BMI d:8	_							2				N=1	_		_	_		_	2	2
	BMI d:16	_							4					_	_	_	- [	=	_	3	3
	BGE d:8								2			]	N⊕V=0	_		_	-1	_	_	2	2
	BGE d:16	_							4			]		_		_	-	_	_	3	3
	BLT d:8	_							2			]	N⊕V=1	_	_	_	_	_		2	2
	BLT d:16								4			1		_	_	_	_	_		3	3
	BGT d:8	_							2			1	Z∨(N⊕V)=0	_	_	_	_			2	2
	BGT d:16	_							4			1				_	_			3	3
	BLE d:8	_							2			1	Z∨(N⊕V)=1	_		_	_	_	_	2	2
	BLE d:16	_							4			1	, ,	_		_	_	_		3	3

			Ad	ddress	ing Mo	ode and	Instr	uction	Lengt	es)							Na				
	Mnemonic	Size			u	ERn)	-ERn/@ERn+		()	a		Operation			Cor	nditi	on C	ode	-	No. State	es*1
			XX#	Rn	@ERn	@(d,ERn)	@-EF	@ aa	@(d,PC)	@ @ aa	ı		Branch Condition	ı	н	N	z	v	С	Normal	Advanced
JMP	JMP @ERn	_			2							PC←Ern		_	-	_	_	_	_	2	2
	JMP @aa:24	_						4				PC←aa:24		_	-	_	_	_	_	3	3
	JMP @@aa:8	_								2		PC←@aa:8		—	-	_	_	_	_	4	5
BSR	BSR d:8	_							2			PC→@-SP,PC←PC+d:8		—	-	_	_	_	_	3	4
	BSR d:16	_							4			PC→@-SP,PC←PC+d:16	6	_	_	_	_	_	_	4	5
JSR	JSR @ERn	_			2							PC→@-SP,PC←ERn		-	-	_	_	_	_	3	4
	JSR @aa:24	_						4				PC→@-SP,PC←aa:24		_	-	_	_	_	_	4	5
	JSR @@aa:8	_								2		PC→@-SP,PC←aa:8		_	-	_	_	_	_	4	6
RTS	RTS	_									2	PC←@SP+		-	-	_	_	_	_	4	5

### (7) System Control Instructions

			Ad	ddress	ing Mo	de and	d Instr	uction	Lengtl	n (Byte	es)									
	RTE  SLEEP  LDC #xx:8,CCR  LDC #xx:8,EXR  LDC Rs,CCR  LDC Rs,EXR  LDC @ERs,CCR  LDC @ERs,CCR  LDC @ERs,CCR	Size				Rn)	-ERn/@ERn+		(2)	65		Operation		Со	nditi	on C	ode		No. Stat	es*1
			XX#	Rn	@ERn	@(d,ERn)	@-ER	@aa	@(d,PC)	@ @ aa	I		ı	Н	N	z	V	С	Normal	Advanced
TRAPA	TRAPA #x:2	_									2	PC→@-SP,CCR→@-SP, EXR→@-SP, <vector>→PC</vector>	1	-	-	-	_	_	7 (9)	8 (9)
RTE	RTE	_										EXR←@SP+,CCR←@SP+, PC←@SP+	1	1	\$	\$	<b>1</b>	\$	5 (	(9)
SLEEP	SLEEP	_										Transition to power-down state	1-	-	_	_	_	_	2	2
LDC	LDC #xx:8,CCR	В	2									#xx:8→CCR	1	1	1	1	<b>1</b>	1		1
	LDC #xx:8,EXR	В	4									#xx:8→EXR	T-	-	_	_	_	_	2	2
	LDC Rs,CCR	В		2								Rs8→CCR	1	1	\$	1	<b>1</b>	1	•	1
	LDC Rs,EXR	В		2								Rs8→EXR	-	-	_	_		_	•	1
	LDC @ERs,CCR	W			4							@ERs→CCR	1	1	<b>\$</b>	1	<b>\$</b>	1	(	3
	LDC @ERs,EXR	W			4							@ERs→EXR		-	_	_	_	_	(	3
	LDC @(d:16,ERs),CCR	W				6						@(d:16,ERs)→CCR	1	1	<b>\$</b>	1	<b>\$</b>	1	4	4
	LDC @(d:16,ERs),EXR	W				6						@(d:16,ERs)→EXR		-	_	_	_	_	4	4
	LDC @(d:32,ERs),CCR	W				10						@(d:32,ERs)→CCR	1	1	1	1	1	1	(	6
	LDC @(d:32,ERs),EXR	W				10						@(d:32,ERs)→EXR	<u> </u>	_	_	_	_	_	(	6
	LDC @ERs+,CCR	W					4					@ERs→CCR,ERs32+2→ERs32	1	1	1	1	1	1	4	4
	LDC @ERs+,EXR	W					4					@ERs→EXR,ERs32+2→ERs32	-	-	_	_	—	_	4	4
	LDC @aa:16,CCR	W						6				@aa:16→CCR	1	1	1	1	<b>\$</b>	1	4	4
	LDC @aa:16,EXR	W						6				@aa:16→EXR	<u> </u>	<u> -</u>	_	_	_	_	4	4
	LDC @aa:32,CCR	W						8				@aa:32→CCR	1	1	1	1	<b>\$</b>	1		5
	LDC @aa:32,EXR	W						8				@aa:32→EXR	<u> -</u>	<u> -</u>	_	_	_	_		5

			Ad	ddress	ing Mo	de and	d Instr	uction	Lengt	h (Byte	es)								NI.	. of
	Mnemonic	Size				(u	/@ ERn+					Operation		Coi	nditi	on C	ode	1		tes*1
			xx#	Rn	@ERn	@(d,ERn)	@-ERn/@I	@aa	@(d,PC)	@ @ aa	I		ı	н	N	z	v	С	Normal	Advanced
STC	STC CCR,Rd	В		2								CCR→Rd8	-	_	_	_	_	-	•	1
	STC EXR,Rd	В		2								EXR→Rd8	-	-	_	_	_	-	,	1
	STC CCR,@ERd	W			4							CCR→@ERd	_	_	_	_	_	_	3	3
	STC EXR,@ERd	W			4							EXR→@ERd	—	I—	_	_	_	—	3	3
	STC CCR,@(d:16,ERd)	W				6						CCR→@(d:16,ERd)	<b> </b> -	_	_	_	_	_	4	4
	STC EXR,@(d:16,ERd)	W				6						EXR→@(d:16,ERd)	-	_	_	_	_	_	4	4
	STC CCR,@(d:32,ERd)	W				10						CCR→@(d:32,ERd)	—	I —	_	_	_	—	6	6
	STC EXR,@(d:32,ERd)	W				10						EXR→@(d:32,ERd)	_	_	_	_	_	—	6	6
	STC CCR,@-ERd	W					4					ERd32–2→ERd32,CCR→@ERd	_	_	_	_	_	_	4	4
	STC EXR,@-ERd	W					4					ERd32–2→ERd32,EXR→@ERd	—	I—	_	_	_	—	4	4
	STC CCR,@aa:16	W						6				CCR→@aa:16	<b> </b> -	_	_	_	_	_	4	4
	STC EXR,@aa:16	W						6				EXR→@aa:16	_	_	_	_	_	—	4	4
	STC CCR,@aa:32	W						8				CCR→@aa:32	—	I —	_	_	_	—	Ę	5
	STC EXR,@aa:32	W						8				EXR→@aa:32	_	_	_	_	_	—	Ę	5
ANDC	ANDC #xx:8,CCR	В	2									CCR∧#xx:8→CCR	1	1	1	1	1	1	,	1
	ANDC #xx:8,EXR	В	4									EXR∧#xx:8→EXR	—	I —	_	_	_	—	2	2
ORC	ORC #xx:8,CCR	В	2									CCR∨#xx:8→CCR	1	1	1	1	1	1		1
	ORC #xx:8,EXR	В	4									EXR∨#xx:8→EXR	_		_	_	_	_	2	2
XORC	XORC #xx:8,CCR	В	2									CCR⊕#xx:8→CCR	1	1	1	1	1	1	•	1
	XORC #xx:8,EXR	В	4									EXR⊕#xx:8→EXR	_			_	_	_	2	2
NOP	NOP	_									2	PC←PC+2	_		_	_				1

### (8) Block Transfer Instructions

			Ad	ddress	ing Mo	ode and	d Instr	uction	Lengtl	h (Byte	es)								N.	
Mnemonic		Size				Rn)	-ERn/@ERn+		(2)			Operation		Со	ndit	ion (	ode		Sta	o. of ates*1
			хх#	Rn	@ERn	@(d,ERn)	@-ER	@aa	@(d,PC)	@ @aa	I		ı	Н	N	z	v	С	Normal	Advanced
EEPMOV	EEPMOV.B	_									4	if R4L ≠ 0 Repeat @ER5+→@ER6+ ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 else next;		_		_		_	4+	-2n*2
	EEPMOV.W	_									4	if R4 ≠ 0 Repeat @ER5+→@ER6+ ER5+1→ER5 ER6+1→ER6 R4-1→ 4 Until R4=0 else next;	_	_		_	_	_	4+	-2n*2

Notes: 1. The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory.

- 2. n is the initial setting of R4L or R4.
- 3. Seven states for saving or restoring two registers, nine states for three registers, or eleven states for four registers.
- 4. One additional state is required for execution immediately after a MULXU, MULXS, or STMAC instruction. Also, a maximum of three additional states are required for execution of a MULXU instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between a MAC instruction and a MULXU instruction, the MULXU instruction will be two states longer.
- 5. A maximum of two additional states are required for execution of a MULXS instruction within two states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between a MAC instruction and a MULXS instruction, the MULXS instruction will be one state longer.
- 6. A maximum of three additional states are required for execution of one of these instructions within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between a MAC instruction and one of these instructions, that instruction will be two states longer.
- 7. For the H8S/2000 CPU.
- 8. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 9. These instructions are supported only by the H8S/2600 CPU.
- (1) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
- (2) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
- (3) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
- (4) Retains its previous value when the result is zero; otherwise cleared to 0.
- (5) Set to 1 when the divisor is negative; otherwise cleared to 0.
- (6) Set to 1 when the divisor is zero: otherwise cleared to 0.
- (7) Set to 1 when the quotient is negative; otherwise cleared to 0.
- (8) MAC instruction results are indicated in the flags when the STMAC instruction is executed.
- (9) One additional state is required for execution when EXR is valid.