

The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

16

# H8S/2600 Series, H8S/2000 Series

Software Manual

Renesas 16-Bit Single-Chip Microcomputer **H8S Family** 

ottware Manua

Rev. 4.00 Revision Date: Feb 24, 2006

#### Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits. (ii) use of nonflammable material or

#### Notes regarding these materials

(iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



## **Preface**

The H8S/2600 Series and the H8S/2000 Series are built around an H8S/2000 CPU core.

The H8S/2600 and H8S/2000 CPUs have the same internal 32-bit architecture. Both CPUs execute basic instructions in one state, have sixteen 16-bit registers, and have a concise, optimized instruction set. They can address a 16-Mbyte linear address space. Programs coded in the high-level language C can be compiled to high-speed executable code.

For easy migration, the instruction set is upward-compatible with the H8/300H, H8/300, and H8/300L Series at the object-code level.

The H8S/2600 CPU is upward-compatible with the H8S/2000 CPU at the object-code level, and supports sum of products instructions.

This manual gives details of the H8S/2600 and H8S/2000 instructions and can be sued with all microcontrollers in the H8S/2600 Series and the H8S/2000 Series.

For hardware details, refer to the relevant microcontroller hardware manuals.

## Main Revisions for This Edition

Item	Page	Revisions (See Manual for Details)												
1.1.1 Features	2	Note * added												
		— Maximum clock frequency: 20 MHz*												
		Note: * The maximum operating frequency and instruction execution time differ depending on the product.												
2.2.22 CLRMAC	90	Further explanation added to note												
Operand Format and Number of States Required for Execution		The number of states may differ depending on the product. For details, refer to the hardware manual of the product in question.												
2.2.24 DAA	94	Table amended												
Description		C Flag Upper 4 Bits H Flag Lower 4 Bits Value C Flag before before before before Added after Adjustment Adjustment Adjustment (Hexadecimal) Adjustment												
		0 A to F 1 0 to 3 66 1 1 0 to 2 0 0 to 9 60 1												
		1 0 to 2 0 A to F 66 1												
		1 0 to 3 1 0 to 3 66 1												
2.2.37 LDMAC	130	Further explanation added to note												
Operand Format and Number of States Required for Execution		The number of states may differ depending on the product. For details, refer to the hardware manual of the product in question.												
2.2.42 (1) MULXS (B)	151	_												
Operand Format and Number of States Required for Execution														
2.2.42 (2) MULXS (W)	152	_												
Operand Format and Number of States Required for Execution														
2.2.43 (1) MULXU (B)	153	_												
Operand Format and Number of States Required for Execution														
2.2.43 (2) MULXU (W)	154													
Operand Format and Number of States Required for Execution														

Item **Page Revisions (See Manual for Details)** 2.2.64 STMAC 232 Table amended Operand Format and Instruction Format Number of States 1st byte 2nd byte 3rd byte 4th byte Required for Execution 0 2 2 0 erd 0 erd 0 2 3 Further explanation added to note The number of states may differ depending on the product. For details, refer to the hardware manual of the product in question. 2.3 Instruction Set 250, Note 7 amended and note 10 added 251, Table 2.1 Instruction No. of States\*1 260, Set 262 Mnemonic Normal DAS DAS Rd MULXU MULXU.B Rs,Rd 3 (12\*7) MULXU.W Rs,ERd 4 (20\*7) MULXS MULXS.B Rs,Rd 4 (13\*7) MULXS.W Rs.ERd 5 (21\*7) No. of States\*1 Mnemonic Normal Advan MAC\*9 MAC @ERn+,@ERm+ CLRMAC CLRMAC 2\*6\*10 LDMAC LDMAC FRs.MACH 2\*6\*10 2\*6 \*10 LDMAC ERs.MACL STMAC\*9 STMAC MACH, ERd 1 \*6 \*10 STMAC MACL, ERd 1\*6\*10 No. of Mnemonic TRAPA TRAPA #x:2 7[9]\*<sup>7</sup>8[9]\* RTE 5[9]\*<sup>7</sup> Notes: 7. Values in parentheses ( ) are for the H8S/2000

10. The number of states may differ depending on the product. For details, refer to the hardware manual of the product in question.

CPU. Values in square brackets [ ] apply to interrupt control

modes 2 and 3.

Item	Page	Revisions (See Manual for Details)												
2.6 Number of States Required for Instruction Execution	283, 285, 286,	Note 6	added		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation				
Table 2.5 Number of	288	Instruction CLRMAC*5	Mnemonic CLRMAC		1	<b>J</b>	K	L	M	N *3 *6				
Cycles in Instruction Execution					Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation				
		Instruction LDMAC*5	Mnemonic LDMAC ERS,MACI LDMAC ERS,MACI		1 1	J 1 1	К	L	М	N *3 *6 *3 *6				
					Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation				
		Instruction MULXS	Mnemonic MULXS.B Rs,Rd	H8S/2600 H8S/2000	2 2	J 2 1	.к	L	M	N *3 *6 1				
			MULXS.W Rs,ERd	H8S/2600 H8S/2000	2	3 1				9				
		MULXU	MULXU.B Rs,Rd	H8S/2600 H8S/2000	1	2 1				*3*6				
			MULXU.W Rs,ERd	H8S/2600 H8S/2000	1	3 1				*3*6 9				
					Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation				
		Instruction STMAC*5	Mnemonic STMAC MACH,ER STMAC MACL,ER		1 1	J	. К	. <u>L</u>	M	N 0*3*6 0*3*6				
		Notes: 6. The number of states may differ depending on the product. For details, refer to the hardware manual of the product in question.												
2.7 Bus States During Instruction Execution	290	:M dele	eted from	legend	t									
Table 2.6 Instruction Execution Cycles	293 to 302	All inst	ances of :	M dele	eted fror	n table	Э							
3.3.5 Usage Notes	312, 313	Newly	added											

## Contents

Secti	on 1	CPU	1
1.1	Overvio	ew	1
	1.1.1	Features	1
	1.1.2	Differences between H8S/2600 CPU and H8S/2000 CPU	2
	1.1.3	Differences from H8/300 CPU	3
	1.1.4	Differences from H8/300H CPU	4
1.2	CPU O	perating Modes	5
1.3	Addres	s Space	10
1.4	Registe	r Configuration	11
	1.4.1	Overview	11
	1.4.2	General Registers	12
	1.4.3	Control Registers	13
	1.4.4	Initial Register Values	15
1.5	Data Fo	ormats	16
	1.5.1	General Register Data Formats	16
	1.5.2	Memory Data Formats	18
1.6	Instruct	ion Set	19
	1.6.1	Overview	19
	1.6.2	Instructions and Addressing Modes	20
	1.6.3	Table of Instructions Classified by Function	22
	1.6.4	Basic Instruction Formats	32
1.7	Addres	sing Modes and Effective Address Calculation	33
Secti	on 2	Instruction Descriptions	41
2.1		and Symbols	41
	2.1.1	Assembly-Language Format	42
	2.1.2	Operation	43
	2.1.3	Condition Code	44
	2.1.4	Instruction Format	44
	2.1.5	Register Specification	45
	2.1.6	Bit Data Access in Bit Manipulation Instructions	46
2.2	Instruct	ion Descriptions	47
	2.2.1 (1	•	48
	2.2.1 (2		49
	2.2.1 (3		50
	2.2.2	ADDS	51
	2.2.3	ADDX	52
	2.2.4 (1	) AND (B)	53

2.2.4(2)	AND (W)	54
2.2.4(3)	AND (L)	55
2.2.5 (1)	ANDC	56
2.2.5 (2)	ANDC	57
2.2.6	BAND	58
2.2.7	Bcc	60
2.2.8	BCLR	62
2.2.9	BIAND	64
2.2.10	BILD	66
2.2.11	BIOR	68
2.2.12	BIST	70
2.2.13	BIXOR	72
2.2.14	BLD	74
2.2.15	BNOT	76
2.2.16	BOR	78
2.2.17	BSET	80
2.2.18	BSR	82
2.2.19	BST	84
2.2.20	BTST	86
2.2.21	BXOR	88
2.2.22	CLRMAC	90
2.2.23 (1)	CMP (B)	91
2.2.23 (2)	CMP (W)	92
2.2.23 (3)	CMP (L)	93
2.2.24	DAA	94
2.2.25	DAS	96
2.2.26(1)	DEC (B)	98
2.2.26 (2)	DEC (W)	99
2.2.26 (3)	DEC (L)	100
2.2.27 (1)	DIVXS (B)	101
2.2.27 (2)	DIVXS (W)	103
2.2.28 (1)	DIVXU (B)	105
2.2.28 (2)	DIVXU (W)	107
2.2.29(1)	EEPMOV (B)	109
2.2.29 (2)	EEPMOV (W)	110
	EXTS (W)	
. ,	EXTS (L)	
	EXTU (W)	
	EXTU (L)	
	INC (B)	
` ′	INC (W)	

2.2.32 (3)	INC (L)	118
2.2.33	JMP	
2.2.34	JSR	
2.2.35 (1)	LDC (B)	
` '	LDC (B)	
	LDC (W)	
` '	LDC (W)	
2.2.36	LDM	128
2.2.37	LDMAC	130
2.2.38	MAC	131
2.2.39 (1)	MOV (B)	134
2.2.39 (2)	MOV (W)	135
2.2.39 (3)	MOV (L)	136
2.2.39 (4)	MOV (B)	137
2.2.39 (5)	MOV (W)	139
2.2.39 (6)	MOV (L)	141
2.2.39 (7)	MOV (B)	143
2.2.39 (8)	MOV (W)	145
2.2.39 (9)	MOV (L)	147
2.2.40	MOVFPE	149
2.2.41	MOVTPE	150
2.2.42 (1)	MULXS (B)	151
2.2.42 (2)	MULXS (W)	152
2.2.43 (1)	MULXU (B)	153
2.2.43 (2)	MULXU (W)	154
2.2.44 (1)	NEG (B)	155
2.2.44 (2)	NEG (W)	156
2.2.44 (3)	NEG (L)	157
2.2.45	NOP	158
2.2.46 (1)	NOT (B)	159
2.2.46 (2)	NOT (W)	160
2.2.46 (3)	NOT (L)	161
2.2.47 (1)	OR (B)	162
2.2.47 (2)	OR (W)	163
2.2.47 (3)	OR (L)	164
2.2.48 (1)	ORC	165
	ORC	
` '	POP (W)	
	POP (L)	
` '	PUSH (W)	
2.2.50(2)	PUSH (L)	170

2.2.51 (1)	ROTL (B)	171
2.2.51 (2)	ROTL (B)	172
2.2.51 (3)	ROTL (W)	173
2.2.51 (4)	ROTL (W)	174
2.2.51 (5)	ROTL (L)	175
2.2.51 (6)	ROTL (L)	176
2.2.52(1)	ROTR (B)	177
2.2.52 (2)	ROTR (B)	178
2.2.52 (3)	ROTR (W)	179
2.2.52 (4)	ROTR (W)	180
2.2.52 (5)	ROTR (L)	181
2.2.52 (6)	ROTR (L)	182
2.2.53 (1)	ROTXL (B)	183
2.2.53 (2)	ROTXL (B)	184
2.2.53 (3)	ROTXL (W)	185
2.2.53 (4)	ROTXL (W)	186
2.2.53 (5)	ROTXL (L)	187
2.2.53 (6)	ROTXL (L)	188
2.2.54(1)	ROTXR (B)	189
2.2.54(2)	ROTXR (B)	190
2.2.54(3)	ROTXR (W)	191
2.2.54 (4)	ROTXR (W)	192
2.2.54 (5)	ROTXR (L)	193
2.2.54 (6)	ROTXR (L)	194
2.2.55	RTE	195
2.2.56	RTS	197
2.2.57 (1)	SHAL (B)	198
2.2.57 (2)	SHAL (B)	199
2.2.57 (3)	SHAL (W)	200
2.2.57 (4)	SHAL (W)	201
2.2.57 (5)	SHAL (L)	202
2.2.57 (6)	SHAL (L)	203
2.2.58 (1)	SHAR (B)	204
2.2.58 (2)	SHAR (B)	205
2.2.58 (3)	SHAR (W)	206
2.2.58 (4)	SHAR (W)	207
2.2.58 (5)	SHAR (L)	208
2.2.58 (6)	SHAR (L)	209
2.2.59 (1)	SHLL (B)	210
2.2.59 (2)	SHLL (B)	211
2.2.59 (3)	SHLL (W)	212

	2.2.59 (4)	SHLL (W)	213
	2.2.59 (5)	SHLL (L)	214
	2.2.59 (6)	SHLL (L)	215
	2.2.60(1)	SHLR (B)	216
	2.2.60 (2)	SHLR (B)	217
		SHLR (W)	
		SHLR (W)	
	2.2.60 (5)	SHLR (L)	220
	2.2.60 (6)	SHLR (L)	221
	2.2.61	SLEEP	222
	2.2.62(1)	STC (B)	223
	2.2.62 (2)	STC (B)	224
	2.2.62 (3)	STC (W)	225
	2.2.62 (4)	STC (W)	227
	2.2.63	STM	229
	2.2.64	STMAC	231
	2.2.65 (1)	SUB (B)	233
	2.2.65 (2)	SUB (W)	235
	2.2.65 (3)	SUB (L)	236
	2.2.66	SUBS	237
	2.2.67	SUBX	238
	2.2.68	TAS	239
	2.2.69	TRAPA	240
	2.2.70(1)	XOR (B)	242
	2.2.70(2)	XOR (W)	243
	2.2.70(3)	XOR (L)	244
	2.2.71 (1)	XORC	245
	2.2.71 (2)	XORC	246
2.3	Instruction	1 Set	247
2.4	Instruction	ı Code	263
2.5	Operation	Code Map	274
2.6	Number of	f States Required for Instruction Execution	278
2.7	Bus States	During Instruction Execution	290
2.8	Condition	Code Modification	304
Secti		ocessing States	
3.1	Overview		309
3.2		e	
3.3	•	-Handling State	
	-	ypes of Exception Handling and Their Priority	
	332 R	eset Exception Handling	312

	3.3.3	Trace	312					
	3.3.4	Interrupt Exception Handling and Trap Instruction Exception Handling	312					
	3.3.5	Usage Notes	312					
3.4	Progran	n Execution State	314					
3.5	Bus-Re	leased State	315					
3.6	Power-l	Down State	315					
	3.6.1	Sleep Mode	315					
	3.6.2	Software Standby Mode	315					
	3.6.3	Hardware Standby Mode	316					
Secti	on 4 I	Basic Timing	317					
4.1	Overvie	ew	317					
4.2	On-Chip Memory (ROM, RAM)							
4.3	On-Chi	p Supporting Module Access Timing	319					
4.4	Externa	1 Address Space Access Timing	320					

## Section 1 CPU

#### 1.1 Overview

The H8S/2600 CPU and the H8S/2000 CPU are high-speed central processing units with a common an internal 32-bit architecture. Each CPU is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2600 CPU and H8S/2000 CPU have sixteen 16-bit general registers, can address a 4-Gbyte linear address space, and are ideal for realtime control.

#### 1.1.1 Features

The H8S/2600 CPU and H8S/2000 CPU have the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
  - Can execute H8/300 and H8/300H object programs
- General-register architecture
  - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-nine basic instructions (H8S/2000 CPU has sixty-five)
  - 8/16/32-bit arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
  - Multiply-and-accumulate instruction (H8S/2600 CPU only)
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8]
- 4-Gbyte address space
  - Program: 16 Mbytes
  - Data: 4 Gbytes

- High-speed operation
  - All frequently-used instructions execute in one or two states

— Maximum clock frequency: 20 MHz\*

— 8/16/32-bit register-register add/subtract: 50 ns

— 8 × 8-bit register-register multiply: 150 ns (H8S/2000 CPU: 600 ns)

—  $16 \div 8$ -bit register-register divide: 600 ns

—  $16 \times 16$ -bit register-register multiply: 200 ns (H8S/2000 CPU: 1000 ns)

 $-32 \div 16$ -bit register-register divide: 1000 ns

- Two CPU operating modes
  - Normal mode
  - Advanced mode
- · Power-down modes
  - Transition to power-down state by SLEEP instruction
  - CPU clock speed selection

Note: \* The maximum operating frequency and instruction execution time differ depending on the product.

#### 1.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

Differences between the H8S/2600 CPU and the H8S/2000 CPU are as follows.

- Register configuration
  - The MAC register is supported only by the H8S/2600 CPU. For details, see section 1.4, Register Configuration.
- Basic instructions
  - The MAC, CLRMAC, LDMAC, and STMAC instructions are supported only by the H8S/2600 CPU.

For details, see section 1.6, Instruction Set, and Section 2, Instruction Descriptions.

- Number of states required for execution
  - The number of states required for execution of the MULXU and MULXS instructions. For details, see section 2.6, Number of States Required for Execution.

In addition, there may be defferences in address spaces, EXR register functions, power-down states, and so on. For details, refer to the relevant microcontroller hardware manual.



#### 1.1.3 Differences from H8/300 CPU

In comparison with the H8/300 CPU, the H8S/2600 CPU and H8S/2000 CPU have the following enhancements.

- More general registers and control registers
  - Eight 16-bit registers, one 8-bit and two 32-bit control registers have been added.
- Expanded address space
  - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
  - Advanced mode supports a maximum 4-Gbyte address space.
- Enhanced addressing
  - The addressing modes have been enhanced to make effective use of the 4-Gbyte address space.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - Signed multiply and divide instructions have been added.
  - A multiply-and-accumulate instruction has been added. (H8S/2600CPU only)
  - Two-bit shift and rotate instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- Higher speed
  - Basic instructions execute twice as fast.

#### 1.1.4 Differences from H8/300H CPU

In comparison with the H8/300H CPU, the H8S/2600 CPU and H8S/2000 CPU have the following enhancements.

- Additional control register
  - One 8-bit and two 32-bit control registers have been added.
- Expanded address space
  - Advanced mode supports a maximum 4-Gbyte data address space.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - A multiply-and-accumulate instruction has been added (H8S/2600 CPU only).
  - Two-bit shift and rotate instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- Higher speed
  - Basic instructions execute twice as fast.



## 1.2 **CPU Operating Modes**

Like the H8/300H CPU, the H8S/2600 CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 4-Gbyte total address space, of which up to 16 Mbytes can be used for program code and up to 4 Gbytes for data. The mode is selected with the mode pins of the microcontroller. For further information, refer to the relevant microcontroller hardware manual.




Figure 1.1 CPU Operating Modes

#### (1) Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

Address Space: A maximum address space of 64 kbytes can be accessed, as in the H8/300 CPU.

**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (R0 to R7) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@-Rn) or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding extended register will be affected.

**Instruction Set:** All additional instructions and addressing modes not found in the H8/300 CPU can be used. Only the lower 16 bits of effective addresses (EA) are valid.

**Exception Vector Table and Memory Indirect Branch Addresses:** In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits (figure 1.2). The exception vector table differs depending on the microcontroller. Refer to the relevant microcontroller hardware manual for further information.




Figure 1.2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'00FF. Note that this area is also used for the exception vector table.

**Stack Structure:** When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 1.3. When EXR is invalid, it is not pushed onto the stack. For details, see the relevant hardware manual.




Figure 1.3 Stack Structure in Normal Mode

### (2) Advanced Mode

In advanced mode the data address space is larger than for the H8/300H CPU.

**Address Space:** The 4-Gbyte maximum address space provides linear access to a maximum 16 Mbytes of program code and maximum 4 Gbytes of data.

**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

**Instruction Set:** All instructions and addressing modes can be used.

**Exception Vector Table and Memory Indirect Branch Addresses:** In advanced mode the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 1.4). The exception vector table differs depending on the microcontroller. Refer to the relevant microcontroller hardware manual for further information.




Figure 1.4 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the top area from H'000000000 to H'000000FF. Note that this area is also used for the exception vector table.



**Stack Structure:** In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 1.5. When EXR is invalid, it is not pushed onto the stack. For details, see the relevant hardware manual.




Figure 1.5 Stack Structure in Advanced Mode

## 1.3 Address Space

Figure 1.6 shows a memory map of the H8S/2600 CPU. The H8S/2600 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 4-Gbyte address space in advanced mode. The address space differs depending on the operating mode. For details, refer to the relevant microcontroller hardware manual.




Figure 1.6 Memory Map

## 1.4 Register Configuration

#### 1.4.1 Overview

The CPUs have the internal registers shown in figure 1.7. There are two types of registers: general registers and control registers. The H8S/2000 CPU does not support the MAC register.




Figure 1.7 CPU Registers

#### 1.4.2 General Registers

The CPUs have eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

Figure 1.8 illustrates the usage of the general registers. The usage of each register can be selected independently.




Figure 1.8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 1.9 shows the stack.




Figure 1.9 Stack

#### 1.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), 8-bit condition-code register (CCR), and 64-bit multiply-accumulate register (MAC: H8S/2600 CPU only).

### (1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least significant PC bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as 0.

### (2) Extended Control Register (EXR)

This 8-bit register contains the trace bit (T) and three interrupt mask bits (I2 to I0).

**Bit 7—Trace Bit (T):** Selects trace mode. When this bit is cleared to 0, instructions are executed in sequence. When this bit is set to 1, a trace exception is generated each time an instruction is executed.

Bits 6 to 3—Reserved: These bits are reserved, always read as 1.

**Bits 2 to 0—Interrupt Mask Bits (I2 to I0):** These bits designate the interrupt mask level (0 to 7). For details refer to the relevant microcontroller hardware manual.

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XORC instructions. All interrupts, including NMI, are disabled for three states after one of these instructions is executed, except for STC.

#### (3) Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

**Bit 7—Interrupt Mask Bit (I):** Masks interrupts other than NMI when set to 1. (NMI is accepted regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an exception-handling sequence.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details refer to the relevant microcontroller hardware manual.

**Bit 5—Half-Carry Flag (H):** When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

**Bit 4—User Bit (U):** Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit (sign bit) of data.

**Bit 2—Zero Flag (Z):** Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

**Bit 1—Overflow Flag (V):** Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

**Bit 0—Carry Flag (C):** Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.



Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, refer to the detailed descriptions of the instructions starting in section 2.2.1.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

#### (4) Multiply-Accumulate Register (MAC)

The MAC register is supported only by the H8S/2600 CPU. This 64-bit register stores the results of multiply-and-accumulate operations. It consists of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the upper bits are a sign extension.

#### 1.4.4 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

#### 1.5 Data Formats

The CPUs can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

#### 1.5.1 General Register Data Formats

Figure 1.10 shows the data formats in general registers.

Data Type	Register Number	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7 0 Don't care 7 6 5 4 3 2 1 0
4-bit BCD data	RnH	7 4 3 0  Upper Lower Don't care
4-bit BCD data	RnL	7 4 3 0  Don't care Upper Lower
Byte data	RnH	7 0 Don't care
Byte data	RnL	7 0   Don't care

Figure 1.10 General Register Data Formats

Rev. 4.00 Feb 24, 2006 page 16 of 322






Figure 1.10 General Register Data Formats (cont)

#### 1.5.2 Memory Data Formats

Figure 1.11 shows the data formats in memory. The CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.




Figure 1.11 Memory Data Formats

When the stack pointer (ER7) is used as an address register to access the stack, the operand size should be word size or longword size.

#### 1.6 Instruction Set

#### 1.6.1 Overview

The H8S/2600 CPU has 69types of instructions, while the H8S/2000 CPU has 65 types. The instructions are classified by function as shown in table 1.1. For a detailed description of each instruction, see section 2.2, Instruction Descriptions.

**Table 1.1 Instruction Classification** 

Function	Instructions	Size	Types
Data transfer	MOV	BWL	5
	POP*2, PUSH*2	WL	
	LDM, STM	L	
	MOVFPE, MOVTPE	В	
Arithmetic	ADD, SUB, CMP, NEG	BWL	19
operations	ADDX, SUBX, DAA, DAS	В	
	INC, DEC	BWL	
	ADDS, SUBS	L	<del>_</del>
	MULXU, DIVXU, MULXS, DIVXS	BW	
	EXTU, EXTS	WL	
	TAS*4	В	
	MAC, LDMAC, STMAC, CLRMAC*1	_	4*1
Logic operations	AND, OR, XOR, NOT	BWL	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BWL	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В	14
Branch	Bcc*3, JMP, BSR, JSR, RTS	_	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	_	9
Block data transfer	EEPMOV	_	1
-	-		

H8S/2600 CPU: Total 69 types H8S/2000 CPU: Total 65 types

Legend: B: Byte size

W: Word size L: Longword size

Notes: 1. The MAC, LDMAC, STMAC, and CLRMAC instructions are supported only by the H8S/2600 CPU.

 POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.

3. Bcc is the generic designation of a conditional branch instruction.

4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

## 1.6.2 Instructions and Addressing Modes

Table 1.2 indicates the combinations of instructions and addressing modes that the H8S/2600 CPU and H8S/2000 CPU can use.

Table 1.2 Combinations of Instructions and Addressing Modes

_						_			_					_					
	-	-	ML	٦	I	_	Ι	_	-	_	I	I	I	_	I	1	I	0	1
	8:66 @ @	ı	ı	Ι	I	ı	I	Ι	ı	Ι	I	I	I	I	ı	ı	ı	ı	Ι
	@(q:16,PC)	1	I	_	ı	ı	I	_	I	ı	I	I	ı	ı	I	1	ı	I	_
	(34,8:b)	ı	ı	_	ı	ı	I	_	I	ı	I	ı	ı	ı	I	ı	ı	ı	_
	SE:66 @	BWL	I	-	ı	ı	I	-	I	ı	I	I	ı	ı	I	ı	ı	I	1
	42:88 @	ı	I	-	I	ı	I	-	I	I	I	I	I	I	I	I	ı	ı	_
Addressing Modes	91:55®	BWL	I	_	В	-	I	_	I	-	I	I	I	-	I	ı	ı	I	1
ddressin	8:88@	В	I	1	I	1	I	1	1	ı	1	I	I	1	I	1	1	I	Ι
٩	-ERn/@ERn+		I	_	I	1	I	_	I	1	1	I	I	1	I	1	0	I	-
	@(d:32,ERn)		I	_	I	_	1	_	ı	-	I	I	I	_	I	ı	ı	I	I
	@(d:16,ERn)	BWL	I	_	I	1	I	_	ı	-	I	I	I	-	I	ı	ı	ı	1
	@EKn	BWL	I	_	I	1	ı	_	ı	-	ı	I	ļ	-	I	В	ı	ı	-
	uу	BWL	ı	_	I	BWL	BWL	В	٦	BWL	В	BW	BW	BWL	WL	ı	ı	ı	Т
	xx#	BWL	ı	1	I	BWL	WL	В	ı	ı	I	I	1	ı	ı	ı	ı	ı	1
	Instruction		POP, PUSH	LDM, STM	MOVEPE, MOVTPE	ADD, CMP	SUB	ADDX, SUBX	ADDS, SUBS	INC, DEC	DAA, DAS	MULXU, DIVXU	MULXS, DIVXS	SEN	EXTU, EXTS	TAS*2	MAC*1	CLRMAC*1	LDMAC*1, STMAC*1
	Function	Data	transfer			Arithmetic	operations												

															1	т
	_	I	ı	ı	ı	I		0	0	0	0	-	I	I	0	NA V
	8:66@@	I	1	ı	I	I	0	I	_	Ι	I	_	Ι	I	ı	I
	(3q,8r:b)@	1	ı	ı	ı	0	ı	ı	Ι	ı	ı	I	ı	1	ı	I
	(Jq,8:b)@	I	ı	ı	1	0	ı	1	_	I	I	-	I	1	1	ı
	S:66®	I	1	ı	В	I	1	I	1	I	ı	Μ	8	ı	ı	ı
Addressing Modes	\$2:86	I	1	ı	I	I	0	I	1	I	ı	1	I	I	ı	ı
	91:ss@	1	1	ı	В	I	-	I	_	I	I	W	8	1	I	ı
ddressin	@=EKu\@EKu+	I	1	ı	В	I	ı	I	1	I	I	1	I	ı	ı	ı
٩		I	1	ı	I	I	1	I	1	I	ı	Μ	8	ı	ı	ı
	@(d:32,ERn)	I	I	ı	I	I	ı	ı	_	I	I	W	8	1	ı	ı
	(dЯ∃,ðt:b)@	I	I	ı	I	I	ı	ı	-	I	I	Μ	8	1	ı	ı
	@ERn	I	1	ı	В	I	ı	I	-	I	I	W	8	ı	ı	ı
	uЯ	BWL	BWL	BWL	В	I	ı	I	-	I	I	В	В	ı	1	ı
	xx#	BWL	1	ı	ı	I	ı	I	_	I	I	В	I	В	ı	ı
Instruction		AND, OR, XOR	NOT		ion	Bcc, BSR	JMP, JSR	RTS	TRAPA	RTE	SLEEP	TDC	STC	ANDC, ORC, XORC	NOP	ansfer
	Function	Logic operations	•	Shift	Bit manipulation	Branch	•		System	control						Block data transfer

W: Word L: Longword

B: Byte W: Word

Legend:

Notes: 3. Supported only by the HSS/2600 CPU

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

#### 1.6.3 **Table of Instructions Classified by Function**

Table 1.3 summarizes the instructions in each functional category. The notation used in table 1.3 is defined next.

#### **Operation Notation**

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
<u></u>	Logical OR
$\oplus$	Logical exclusive OR
$\rightarrow$	Move
$\overline{}$	Logical not (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length
Note: * Cons	ral radiatora include 9 hit radiatora (DOLL to DZLL DOL to DZL) 46 hit radiatora (DO

General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 Note: to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

**Table 1.3** Instructions Classified by Function

Туре	Instruction	Size*1	Function
Data transfer	MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$
			Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
	MOVFPE	В	(EAs)  o Rd
			Moves external memory contents (addressed by @aa:16) to a general register in synchronization with an E clock.
	MOVTPE	В	Rs  o (EAs)
			Moves general register contents to an external memory location (addressed by @aa:16) in synchronization with an E clock.
	POP	W/L	$@SP+ \rightarrow Rn$
			Pops a register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
	PUSH	W/L	$Rn \rightarrow @-SP$
			Pushes a register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
	LDM	L	@SP+ → Rn (register list)
			Pops two or more general registers from the stack.
	STM	L	Rn (register list) → @-SP
			Pushes two or more general registers onto the stack.

Туре	Instruction	Size*1	Function
Arithmetic	ADD	B/W/L	$Rd \pm Rs \rightarrow Rd, Rd \pm \#IMM \rightarrow Rd$
operations	SUB		Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
	ADDX	В	$Rd \pm Rs \pm C \to Rd, \ Rd \pm \#IMM \pm C \to Rd$
	SUBX		Performs addition or subtraction with carry or borrow on byte data in two general registers, or on immediate data and data in a general register.
	INC	B/W/L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$
	DEC		Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
	ADDS	L	$Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$ , $Rd \pm 4 \rightarrow Rd$
	SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
	DAA	В	Rd decimal adjust → Rd
	DAS		Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
	MULXU	B/W	$Rd \times Rs \rightarrow Rd$
			Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
	MULXS	B/W	$Rd \times Rs \rightarrow Rd$
			Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
	DIVXU	B/W	$Rd \div Rs \rightarrow Rd$
			Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.
	DIVXS	B/W	$Rd \div Rs \rightarrow Rd$
			Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.

Туре	Instruction	Size*1	Function
Arithmetic	CMP	B/W/L	Rd – Rs, Rd – #IMM
operations			Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
	NEG	B/W/L	$0 - Rd \rightarrow Rd$
			Takes the two's complement (arithmetic complement) of data in a general register.
	EXTU	W/L	Rd (zero extension) → Rd
			Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
	EXTS	W/L	$Rd$ (sign extension) $\rightarrow Rd$
			Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
	TAS	В	@ERd – 0, 1 $\rightarrow$ ( <bit 7=""> of @ERd)*2</bit>
			Tests memory contents, and sets the most significant bit (bit 7) to 1.
	MAC	_	$(EAs) \times (EAd) + MAC \to MAC$
			Performs signed multiplication on memory contents and adds the result to the multiply-accumulate register. The following operations can be performed:
			16 bits $\times$ 16 bits +32 bits $\rightarrow$ 32 bits, saturating 16 bits $\times$ 16 bits + 42 bits $\rightarrow$ 42 bits, non-saturating
			Supported by H8S/2600 CPU only.
	CLRMAC	_	$0 \rightarrow MAC$
			Clears the multiply-accumulate register to zero.
			Supported by H8S/2600 CPU only.
	LDMAC	L	$Rs \to MAC,  MAC \to Rd$
	STMAC		Transfers data between a general register and the multiply-accumulate register.
			Supported by H8S/2600 CPU only.

Туре	Instruction	Size*1	Function
Logic operations	AND	B/W/L	$Rd \wedge Rs \rightarrow Rd, Rd \wedge \#IMM \rightarrow Rd$
g			Performs a logical AND operation on a general register and another general register or immediate data.
	OR	B/W/L	$Rd \lor Rs \rightarrow Rd, Rd \lor \#IMM \rightarrow Rd$
			Performs a logical OR operation on a general register and another general register or immediate data.
	XOR	B/W/L	$Rd \oplus Rs \to Rd, \ Rd \oplus \#IMM \to Rd$
			Performs a logical exclusive OR operation on a general register and another general register or immediate data.
	NOT	B/W/L	$\neg (Rd) \rightarrow (Rd)$
			Takes the one's complement of general register contents.
Shift operations	SHAL	B/W/L	$Rd (shift) \rightarrow Rd$
	SHAR		Performs an arithmetic shift on general register contents.
			1-bit or 2-bit shift is possible.
	SHLL	B/W/L	$Rd (shift) \rightarrow Rd$
	SHLR		Performs a logical shift on general register contents.
			1-bit or 2-bit shift is possible.
	ROTL	B/W/L	$Rd$ (rotate) $\rightarrow Rd$
	ROTR		Rotates general register contents.
			1-bit or 2-bit rotation is possible.
	ROTXL	B/W/L	Rd (rotate) → Rd
	ROTXR		Rotates general register contents through the carry bit.
			1-bit or 2-bit rotation is possible.

Туре	Instruction	Size*1	Function
Bit-manipulation	BSET	В	$1 \rightarrow (\text{sbit-No.> of } \text{-EAd>})$
instructions			Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BCLR	В	$0 \rightarrow (\text{sbit-No.} > \text{of } < \text{EAd} >)$
			Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BNOT	В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
			Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BTST	В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> Z</ead></bit-no.>
			Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
	BAND	В	$C \land (\ of\ ) \to C$
			ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIAND	В	$C \land \neg \ (\ of\ ) \to C$
			ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.
	BOR	В	$C \lor (\ of\ ) \to C$
			ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIOR	В	$C \vee \neg \ (\ of\ ) \to C$
			ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.

Туре	Instruction	Size*1	Function
Bit-manipulation	BXOR	В	$C \oplus ($ bit-No.> of <ead>) <math>\rightarrow</math> C</ead>
instructions			Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIXOR	В	$C \oplus \neg \text{ ( of )} \rightarrow C$
			Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.
	BLD B		$($ bit-No.> of <ead><math>) \rightarrow C</math></ead>
			Transfers a specified bit in a general register or memory operand to the carry flag.
	BILD B		$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> C</ead></bit-no.>
			Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.
			The bit number is specified by 3-bit immediate data.
	BST	В	$C \rightarrow (\text{sbit-No.> of } \text{})$
			Transfers the carry flag value to a specified bit in a general register or memory operand.
	BIST	В	$\neg$ C $\rightarrow$ ( <bit-no.> of <ead>)</ead></bit-no.>
			Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.
			The bit number is specified by 3-bit immediate data.

Туре	Instruction	Size*1	Function			
Branch instructions	Bcc	_	Branches to a specified address if a specified condition is true. The branching conditions are listed below.			
			Mnemonic	Description	Condition	
			BRA(BT)	Always (true)	Always	
			BRN(BF)	Never (false)	Never	
			BHI	High	C ∨ Z = 0	
			BLS	Low or same	C ∨ Z = 1	
			BCC(BHS)	Carry clear (high or same)	C = 0	
			BCS(BLO)	Carry set (low)	C = 1	
			BNE	Not equal	Z = 0	
			BEQ	Equal	Z = 1	
			BVC	Overflow clear	V = 0	
			BVS	Overflow set	V = 1	
			BPL	Plus	N = 0	
			ВМІ	Minus	N = 1	
			BGE	Greater or equal	N ⊕ V = 0	
			BLT	Less than	N ⊕ V = 1	
			BGT	Greater than	$Z \vee (N \oplus V) = 0$	
			BLE	Less or equal	$Z \vee (N \oplus V) = 1$	
	JMP	_	Branches unco	nditionally to a specif	ied address.	
	BSR	_	Branches to a s	subroutine at a specif	ied address.	
	JSR	_	Branches to a s	subroutine at a specif	ied address.	
	RTS	_	Returns from a			

Туре	Instruction	Size*1	Function
System control	TRAPA	_	Starts trap-instruction exception handling.
instructions	RTE	_	Returns from an exception-handling routine.
	SLEEP	_	Causes a transition to a power-down state.
	LDC	B/W	(EAs)  o CCR, (EAs)  o EXR
			Moves the source operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	STC	B/W	CCR  o (EAd), EXR  o (EAd)
			Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	ANDC	В	$CCR \land \#IMM \to CCR,  EXR \land \#IMM \to EXR$
			Logically ANDs the CCR or EXR contents with immediate data.
	ORC	В	$CCR \lor \#IMM \to CCR,  EXR \lor \#IMM \to EXR$
			Logically ORs the CCR or EXR contents with immediate data.
	XORC	В	$CCR \oplus \#IMM \to CCR,  EXR \oplus \#IMM \to EXR$
			Logically exclusive-ORs the CCR or EXR contents with immediate data.
	NOP	_	$PC + 2 \rightarrow PC$
			Only increments the program counter.

Туре	Instruction	Size*1	Function	
Block data transfer instruction	EEPMOV.B	_	if R4L $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+ R4L - 1 $\rightarrow$ R4L Until R4L = 0 else next;	
	EEPMOV.W	_	if R4 $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+ R4 - 1 $\rightarrow$ R4 Until R4 = 0 else next;	
			Transfers a data block according to parameters set in general registers R4L or R4, ER5, and ER6.	
			R4L or R4: size of block (bytes) ER5: starting source address ER6: starting destination address	
			Execution of the next instruction begins as soon as the transfer is completed.	

Notes: 1. Size refers to the operand size.

B: Byte W: Word L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

#### 1.6.4 Basic Instruction Formats

The H8S/2600 or H8S/2000 instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

**Operation Field:** Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

**Register Field:** Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

**Effective Address Extension:** Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

Condition Field: Specifies the branching condition of Bcc instructions.

Figure 1.12 shows examples of instruction formats.




Figure 1.12 Instruction Formats

### 1.7 Addressing Modes and Effective Address Calculation

### (1) Addressing Modes

The CPUs support the eight addressing modes listed in table 1.4. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

**Table 1.4 Addressing Modes** 

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment	@ERn+
	Register indirect with pre-decrement	@-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@ @aa:8

- 1. Register Direct—Rn: The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.
- **2. Register Indirect**—@**ERn:** The register field of the instruction code specifies an address register (ERn) which contains the address of the operand in memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).
- **3.** Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn): A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

### 4. Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn:

- Register indirect with post-increment—@ERn+
  - The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.
- Register indirect with pre-decrement—@-ERn
  - The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.
- **5. Absolute Address**—@aa:8, @aa:16, @aa:24, or @aa:32: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Table 1.5 indicates the accessible absolute address ranges.

Table 1.5 Absolute Address Access Ranges

Absolute Address		Normal Mode	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFFFF00 to H'FFFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000000 to H'00007FFF, H'FFFF8000 to H'FFFFFFF
	32 bits (@aa:32)	<u> </u>	H'00000000 to H'FFFFFFF
Program instruction address	24 bits (@aa:24)	_	H'00000000 to H'00FFFFF

For further details on the accessible range, refer to the relevant microcontroller hardware manual.



**6. Immediate—#xx:8, #xx:16, or #xx:32:** The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

- **7. Program-Counter Relative**—@(**d:8, PC**) or @(**d:16, PC**): This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to +32768 bytes (–16383 to +16384 words) from the branch instruction. The resulting value should be an even number.
- **8. Memory Indirect**—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction specifies a memory operand by an 8-bit absolute address. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'00000000 to H'00000FF in advanced mode). In normal mode the memory operand is a word operand and the branch address is 16 bits long. In advanced mode the memory operand is a longword operand, the first byte of which is assumed to be all 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details refer to the relevant microcontroller hardware manual.




Figure 1.13 Branch Address Specification in Memory Indirect Mode

### Section 1 CPU


If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or an instruction code to be fetched at the address preceding the specified address. (For further information, see section 1.5.2, Memory Data Formats.)


### (2) Effective Address Calculation


Table 1.6 indicates how effective addresses are calculated in each addressing mode. In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.



**Table 1.6 Effective Address Calculation** 







# Section 2 Instruction Descriptions


### 2.1 Tables and Symbols

This section explains how to read the tables in section 2.2, describing each instruction. Note that the descriptions of some instructions extend over more than one page.

[1] Mnemonic (Full Name)		[2] <b>Type</b>
[3] Operation	[6] Condition Code	
[4] Assembly-Language Format		
[5] Operand Size		
[7] Description		
[8] Available Registers		
[9] Operand Format and Number of St	ates Required for Execution	
[10] <b>Notes</b>		

- [1] Mnemonic (Full Name): Gives the full and mnemonic names of the instruction.
- [2] Type: Indicates the type of instruction.
- [3] Operation: Describes the instruction in symbolic notation. (See section 2.1.2, Operation.)
- [4] Assembly-Language Format: Indicates the assembly-language format of the instruction. (See section 2.1.1, Assembler Format.)
- [5] Operand Size: Indicates the available operand sizes.
- [6] Condition Code: Indicates the effect of instruction execution on the flag bits in the CCR. (See section 2.1.3, Condition Code.)
- [7] **Description:** Describes the operation of the instruction in detail.
- [8] Available Registers: Indicates which registers can be specified in the register field of the instruction.
- [9] Operand Format and Number of States Required for Execution: Shows the addressing modes and instruction format together with the number of states required for execution.
- [10] Notes: Gives notes concerning execution of the instruction.

### 2.1.1 Assembly-Language Format



The operand size is byte (B), word (W), or longword (L). Some instructions are restricted to a limited set of operand sizes.

The symbol <EA> indicates that two or more addressing modes can be used. The H8S/2600 CPU supports the eight addressing modes listed next. Effective address calculation is described in section 1.7, Addressing Modes and Effective Address Calculation.

Symbol	Addressing Mode
Rn	Register direct
@ERn	Register indirect
@(d:16, ERn)/@(d:32, ERn)	Register indirect with displacement (16-bit or 32-bit)
@ERn+/@-ERn	Register indirect with post-increment or pre-decrement
@aa:8/@aa:16/@aa:24/@aa:32	Absolute address (8-bit, 16-bit, 24-bit, or 32-bit)
#xx:8/#xx:16/#xx:32	Immediate (8-bit, 16-bit, or 32-bit)
@(d:8, PC)/@(d:16, PC)	Program-counter relative (8-bit or 16-bit)
@@aa:8	Memory indirect

The suffixes :8, :16, :24, and :32 may be omitted. In particular, if the :8, :16, :24, or :32 designation is omitted in an absolute address or displacement, the assembler will optimize the length according to the value range. For details, refer to the H8S, H8/300 Series cross assembler user's manual.

Note: ":2" and ":3" in "#xx (:2)" and "#xx (:3)" indicate the specifiable bit length. Do not include (:2) or (:3) in the assembler notation.

Example: TRAPA #3



### 2.1.2 Operation

The symbols used in the operation descriptions are defined as follows.

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Add
_	Subtract
×	Multiply
÷	Divide
^	Logical AND
V	Logical OR
$\oplus$	Logical exclusive OR
$\rightarrow$	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
¬	Logical NOT (logical complement)
( ) < >	Contents of effective address of the operand
:8/:16/ :24/:32	8-, 16-, 24-, or 32-bit length
Note: *	General registers include 8-bit registers (R0H to R7H and R0L to R7L), 16-bit registers

Note: \* General registers include 8-bit registers (R0H to R7H and R0L to R7L), 16-bit registers (R0 to R7 and E0 to E7), and 32-bit registers (ER0 to ER7).

### 2.1.3 Condition Code

The symbols used in the condition-code description are defined as follows.

Symbol	Meaning
<b>\$</b>	Changes according to the result of instruction execution
*	Undetermined (no guaranteed value)
0	Always cleared to 0
1	Always set to 1
_	Not affected by execution of the instruction
Δ	Varies depending on conditions; see the notes

For details on changes of the condition code, see section 2.8, Condition Code Modification.

### 2.1.4 Instruction Format

The symbols used in the instruction format descriptions are listed below.

Symbol	Meaning
IMM	Immediate data (2, 3, 8, 16, or 32 bits)
abs	Absolute address (8, 16, 24, or 32 bits)
disp	Displacement (8, 16, or 32 bits)
rs, rd, rn	Register field (4 bits). The symbols rs, rd, and rn correspond to operand symbols Rs, Rd, and Rn.
ers, erd, ern	Register field (3 bits). The symbols ers, erd, and ern correspond to operand symbols ERs, ERd, and ERn.

### 2.1.5 Register Specification

Address Register

**Address Register Specification:** When a general register is used as an address register [@ERn, @(d:16, ERn), @(d:32, ERn), @ERn+, or @-ERn], the register is specified by a 3-bit register field (ers or erd).

**Data Register Specification:** A general register can be used as a 32-bit, 16-bit, or 8-bit data register.

When used as a 32-bit register, it is specified by a 3-bit register field (ers, erd, or ern).

When used as a 16-bit register, it is specified by a 4-bit register field (rs, rd, or rn). The lower 3 bits specify the register number. The upper bit is set to 1 to specify an extended register (En) or cleared to 0 to specify a general register (Rn).


When used as an 8-bit register, it is specified by a 4-bit register field (rs, rd, or rn). The lower 3 bits specify the register number. The upper bit is set to 1 to specify a low register (RnL) or cleared to 0 to specify a high register (RnH). This is shown next.

32-Bit Register		16-E	Bit Register	8-B	it Register
Register Field	General Register	Register Field	General Register	Register Field	General Register
000	ER0	0000	R0	0000	R0H
001	ER1	0001	R1	0001	R1H
-					
	•	•			
111	ER7	0111	R7	0111	R7H
		1000	E0	1000	R0L
		1001	E1	1001	R1L
		1111	E7	1111	R7L


### 2.1.6 Bit Data Access in Bit Manipulation Instructions

Bit data is accessed as the n-th bit (n = 0, 1, 2, 3, ..., 7) of a byte operand in a general register or memory. The bit number is given by 3-bit immediate data, or by the lower 3 bits of a general register value.

Example 1: To set bit 3 in R2H to 1



Example 2: To load bit 5 at address H'FFFF02 into the bit accumulator



BLD #5, @H'FFFF02

The operand size and addressing mode are as indicated for register or memory operand data.

# 2.2 Instruction Descriptions

The instructions are described starting in section 2.2.1.

#### 2.2.1(1) ADD (B)

### ADD (ADD Binary)

**Add Binary** 

### Operation

 $Rd + (EAs) \rightarrow Rd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	<b>\$</b>		<b>\$</b>	<b>\</b>	<b>\$</b>	1

### **Assembly-Language Format**

ADD.B <EAs>, Rd

- H: Set to 1 if there is a carry at bit 3; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a carry at bit 7; otherwise cleared to 0.

### **Operand Size**

Byte

### **Description**

This instruction adds the source operand to the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

### **Available Registers**

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format					No. of
Mode	Willemonic	Operands	1st byte		2nd	byte	3rd byte	4th byte	States
Immediate	ADD.B	#xx:8, Rd	8	rd	IIV	1M			1
Register direct	ADD.B	Rs, Rd	0	8	rs	rd			1



### 2.2.1 (2) ADD (W)

### ADD (ADD Binary)

**Add Binary** 

Operation	1
-----------	---

 $Rd + (EAs) \rightarrow Rd$ 

<b>Condition Code</b>	
-----------------------	--

I	UI	Η	U	N	Z	V	C
_	_	1	_	1	<b>\$</b>	<b>\$</b>	$\leftrightarrow$

### **Assembly-Language Format**

ADD.W <EAs>, Rd

- H: Set to 1 if there is a carry at bit 11; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a carry at bit 15; otherwise cleared to 0.

### **Operand Size**

Word

### Description

This instruction adds the source operand to the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

### **Available Registers**

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands		Instruction Format						No. of
	WITTETTTOTTIC	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States
Immediate	ADD.W	#xx:16, Rd	7	9	1	rd	IIV	İM	2
Register direct	ADD.W	Rs, Rd	0	9	rs	rd			1

#### ADD (L) 2.2.1(3)

### ADD (ADD Binary)

**Add Binary** 

Operation	l
-----------	---

 $ERd + (EAs) \rightarrow ERd$ 

# UI

**Condition Code** 

### **Assembly-Language Format**

ADD.L <EAs>. ERd

# H: Set to 1 if there is a carry at bit 27; otherwise cleared to 0.

N: Set to 1 if the result is negative; otherwise cleared to 0

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Set to 1 if there is a carry at bit 31; otherwise cleared to 0.

### **Operand Size**

Longword

### **Description**

This instruction adds the source operand to the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

### **Available Registers**

ERd: ER0 to ER7 ERs: ER0 to ER7

## Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands						Instructio	n Format			No. of
Mode	Willellionic	Operanus	1st byte		2nd byte			3rd byte	4th byte	5th byte	6th byte	States
Immediate	ADD.L	#xx:32, ERd	7	Α	1	0 er	d		IM	1M		3
Register direct	ADD.L	ERs, ERd	0	Α	1 ers	0 er	d					1



#### 2.2.2 ADDS

### ADDS (ADD with Sign extension)

### **Add Binary Address Data**

### **Operation**

 $Rd + 1 \rightarrow ERd$ 

 $Rd + 2 \rightarrow ERd$ 

 $Rd + 4 \rightarrow ERd$ 

### **Condition Code**

I UI H U N Z V C

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Assembly-Language Format**

ADDS #1, ERd

ADDS #2, ERd ADDS #4, ERd

### **Operand Size**

Longword

### **Description**

This instruction adds the immediate value 1, 2, or 4 to the contents of a 32-bit register ERd (destination operand). Unlike the ADD instruction, it does not affect the condition code flags.

### **Available Registers**

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of							
Mode	Willemonic	Operanus	1st byte		2nd byte		/te	3rd byte	4th byte	States	
Register direct	ADDS	#1, ERd	0	В	0	0	erd			1	
Register direct	ADDS	#2, ERd	0	В	8	0	erd			1	
Register direct	ADDS	#4, ERd	0	В	9	0	erd			1	

#### 2.2.3 ADDX

### ADDX (ADD with eXtend carry)

**Add with Carry** 

### Operation

 $Rd + (EAs) + C \rightarrow Rd$ 

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	1	_	1	1	<b>\$</b>	$\leftrightarrow$

### **Assembly-Language Format**

ADDX < EAs>, Rd

- H: Set to 1 if there is a carry at bit 3; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a carry at bit 7; otherwise cleared to 0.

### **Operand Size**

Byte

## **Description**

This instruction adds the source operand and carry flag to the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

### **Available Registers**

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Immediate	ADDX	#xx:8, Rd	9	rd	IIV	IM			1
Register direct	ADDX	Rs, Rd	0	Е	rs	rd			1



### 2.2.4 (1) AND (B)

### AND (AND logical)

**Logical AND** 

eration

 $Rd \wedge (EAs) \rightarrow Rd$ 

Con	dition	Code

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	1	0	

### **Assembly-Language Format**

AND.B <EAs>, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

### **Operand Size**

Byte

### Description

This instruction ANDs the source operand with the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

### **Available Registers**

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Immediate	AND.B	#xx:8, Rd	Е	rd	IM	1M			1
Register direct	AND.B	Rs, Rd	1	6	rs	rd			1

#### 2.2.4(2) AND (W)

### AND (AND logical)

**Logical AND** 

### Operation

 $Rd \wedge (EAs) \rightarrow Rd$ 

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	<b>\$</b>	0	_

### **Assembly-Language Format**

AND.W <EAs>, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

### **Operand Size**

Word

## **Description**

This instruction ANDs the source operand with the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

### **Available Registers**

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States		
Immediate	AND.W	#xx:16, Rd	7	9	6	rd	IM	М	2		
Register direct	AND.W	Rs, Rd	6	6	rs	rd			1		



### 2.2.4 (3) AND (L)

### AND (AND logical)

**Logical AND** 

ration	
	eration

 $ERd \wedge (EAs) \rightarrow ERd$ 

### **Condition Code**

I	UI	Η	U	N	Z	V	C
				<b>1</b>	<b>\( \)</b>	0	

### **Assembly-Language Format**

AND.L <EAs>, ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

### **Operand Size**

Longword

### Description

This instruction ANDs the source operand with the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

### **Available Registers**

ERd: ER0 to ER7 ERs: ER0 to ER7

## Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format									No. of
			1st l	oyte	2nd	byte	3rd	byte	4th byte	5th byte	6th byte	States
Immediate	AND.L	#xx:32, ERd	7	Α	6	0 erd			IM	IM		3
Register direct	AND.L	ERs, ERd	0	1	F	0	6	6	0 ers 0 erd			2

#### 2.2.5 (1) **ANDC**

### ANDC (AND Control register)

### Logical AND with CCR

Operation	<b>Condition Code</b>								
$CCR \wedge \#IMM \rightarrow CCR$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								
Assembly-Language Format  ANDC #xx:8, CCR	I: Stores the corresponding bit of the result UI: Stores the corresponding bit of the result UI: Stores the corresponding bit of the result UI: Stores the corresponding bit of the result VI: Stores the corresponding bit of the result VI: Stores the corresponding bit of the result VI: Stores the corresponding bit of the result VIII Stores the corresponding bit of t								
Operand Size Byte	<ul><li>Z: Stores the corresponding bit of the result</li><li>V: Stores the corresponding bit of the result</li><li>C: Stores the corresponding bit of the result</li></ul>								

### **Description**

This instruction ANDs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			No. of				
Mode	Willemonic	Operanus	1st byte		2nd byte	3rd byte	4th byte	States
Immediate	ANDC	#xx:8, CCR	0	6	IMM			1

**Notes** 

Rev. 4.00 Feb 24, 2006 page 56 of 322

### 2.2.5 (2) ANDC

### ANDC (AND Control register)

### Logical AND with EXR

$\sim$			
	ner	atio	on

 $EXR \land \#IMM \rightarrow EXR$ 

### **Condition Code**

		UI	Η	U	N	Z	V	C
_	_	_	_	_	_	_	_	

### **Assembly-Language Format**

ANDC #xx:8, EXR

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Operand Size**

Byte

### **Description**

This instruction ANDs the contents of the extended control register (EXR) with immediate data and stores the result in the extended control register. No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of							
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte		4th byte	States	
Immediate	ANDC	#xx:8, EXR	0	1	4	1	0	6	IMM	2	

#### 2.2.6 **BAND**

### BAND (Bit AND)

**Bit Logical AND** 

### Operation

 $C \land (<bit No.> of <EAd>) \rightarrow C$ 

### **Assembly-Language Format**

BAND #xx:3, <EAd>

#### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	-	_	_	_	_	_	$\leftrightarrow$

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.


C: Stores the result of the operation.

### **Operand Size**

Byte

### **Description**

This instruction ANDs a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H

ERd: ER0 to ER7

### **BAND** (Bit AND)

**₩** Ø

### Bit Logical AND

Addressing	Mnomonio	Addressing Magazia Occasio					Instruction	Instruction Format				No. of
Wode*		Operations	1st byt	بو	2nd byte	1st byte 2nd byte 3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BAND	#xx:3, Rd	, ,	0 9	6 0 IMM rd							-
Register indirect	BAND	#xx:3, @ERd		0	7 C 0 erd 0	9 /	0 MMI 0					က
Absolute address	BAND	#xx:3, @aa:8	7 E	ш	abs	9 2	0 MMI 0 9					က
Absolute address	BAND	BAND #xx:3, @aa:16 6		4	1		abs	9 /	0 IMM 0 9			4
Absolute address	BAND	BAND #xx:3, @aa:32 6		∢	3		, as	abs		9 /	0 IMM 0	2

Operand Format and Number of States Required for Execution

Note: \* The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.7 Bcc

### **Bcc** (Branch conditionally)

### **Conditional Branch**

### Operation

If condition is true, then

$$PC + disp \rightarrow PC$$

else next:

### **Assembly-Language Format**

Bcc disp

➤ Condition field

### **Operand Size**

**Condition Code** 

UI

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Description**

If the condition specified in the condition field (cc) is true, a displacement is added to the program counter (PC) and execution branches to the resulting address. If the condition is false, the next instruction is executed. The PC value used in the address calculation is the starting address of the instruction immediately following the Bcc instruction. The displacement is a signed 8-bit or 16-bit value. The branch destination address can be located in the range from -126 to +128 bytes or -32766 to +32768 bytes from the Bcc instruction.

Mnemonic	Meaning	СС	Condition	Signed/Unsigned*
BRA (BT)	Always (true)	0000	True	
BRN (BF)	Never (false)	0001	False	
BHI	High	0010	$C \lor Z = 0$	X > Y (unsigned)
BLS	Low or Same	0011	C∨Z = 1	X ≤ Y (unsigned)
BCC (BHS)	Carry Clear (High or Same)	0100	C = 0	X ≥ Y (unsigned)
BCS (BLO)	Carry Set (LOw)	0101	C = 1	X < Y (unsigned)
BNE	Not Equal	0110	Z = 0	X ≠ Y (unsigned or signed)
BEQ	EQual	0111	Z = 1	X = Y (unsigned or signed)
BVC	oVerflow Clear	1000	V = 0	
BVS	oVerflow Set	1001	V = 1	
BPL	PLus	1010	N = 0	
BMI	MInus	1011	N = 1	
BGE	Greater or Equal	1100	N⊕V = 0	X ≥ Y (signed)
BLT	Less Than	1101	N⊕V = 1	X < Y (signed)
BGT	Greater Than	1110	$Z\vee(N\oplus V)=0$	X > Y (signed)
BLE	Less or Equal	1111	$Z\lor(N\oplus V)=1$	$X \le Y$ (signed)

Note: \* If the immediately preceding instruction is a CMP instruction, X is the general register contents (destination operand) and Y is the source operand.

### **Bcc** (Branch conditionally)

### **Conditional Branch**

### Operand Format and Number of States Required for Execution

Addressing	<b>NA</b>	0			Inst	ructio	n Format		No. of
Mode	Mnemonic	Operands	1st	byte	2nd l	oyte	3rd byte	4th byte	States
Program-counter	DDA (DT)	d:8	4	0	dis	р			2
relative	BRA (BT)	d:16	5	8	0	0	di	sp	3
Program-counter	DDN (DE)	d:8	4	1	dis	p			2
relative	BRN (BF)	d:16	5	8	1	0	di	sp	3
Program-counter	BHI	d:8	4	2	dis	р			2
relative	Dill	d:16	5	8	2	0	di	sp	3
Program-counter	BLS	d:8	4	3	dis	р			2
relative	BLO	d:16	5	8	3	0	di	sp	3
Program-counter	Bcc (BHS)	d:8	4	4	dis	р			2
relative	DCC (BI 13)	d:16	5	8	4	0	di	sp	3
Program-counter	BCS (BLO)	d:8	4	5	dis	р			2
relative	BC3 (BLO)	d:16	5	8	5	0	di	sp	3
Program-counter	BNE	d:8	4	6	dis	р			2
relative	DINL	d:16	5	8	6	0	di	sp	3
Program-counter	BEQ	d:8	4	7	dis	р			2
relative	BLQ	d:16	5	8	7	0	di	sp	3
Program-counter	BVC	d:8	4	8	dis	р			2
relative	BVC	d:16	5	8	8	0	di	sp	3
Program-counter	BVS	d:8	4	9	dis	р			2
relative	BVS	d:16	5	8	9	0	di	sp	3
Program-counter	BPL	d:8	4	Α	dis	р			2
relative	DFL	d:16	5	8	Α	0	di	sp	3
Program-counter	BMI	d:8	4	В	dis	р			2
relative	DIVII	d:16	5	8	В	0	di	sp	3
Program-counter	BGE	d:8	4	С	dis	р			2
relative	BGL	d:16	5	8	С	0	di	sp	3
Program-counter	BLT	d:8	4	D	dis	р			2
relative	DLI	d:16	5	8	D	0	di	sp	3
Program-counter	BGT	d:8	4	Е	dis	sp			2
relative	DGI	d:16	5	8	Е	0	di	sp	3
Program-counter	BLE	d:8	4	F	dis	р			2
relative	DLE	d:16	5	8	F	0	di	sp	3

- 1. The branch destination address must be even.
- 2. In machine language BRA, BRN, BCC, and BCS are identical to BT, BF, BHS, and BLO, respectively.

### 2.2.8 **BCLR**

### BCLR (Bit CLeaR)

Bit Clear

### Operation

$$0 \rightarrow (< bit No. > of < EAd >)$$

## **Assembly-Language Format**

BCLR #xx:3. <EAd> BCLR Rn, <EAd>

### **Operand Size**

Byte

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	-	_	_	_	_	_	_

H: Previous value remains unchanged.


N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Description**

This instruction clears a specified bit in the destination operand to 0. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit register Rn. The specified bit is not tested. The condition-code flags are not altered.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Rn: R0L to R7L, R0H to R7H



BCLR (Bit CLeaR) Bit Clear

# Operand Format and Number of States Required for Execution

Addressing	M							Instruction	Instruction Format					No. of
Wode*		Operations	1st byte	e e	2nd byte	3rd byte	_	4th byte	5th byte	6th byte	7th byte	8th byte		States
Register direct	BCLR	#xx:3, Rd	7	7	0 IMM rd									-
Register indirect	BCLR	#xx:3, @ERd	7	۵	0 erd 0	<b>~</b>	2 0	0 MMI 0						4
Absolute address	BCLR	#xx:3, @aa:8	7	ш	abs	7	2 0	0 MMI 0						4
Absolute address	BCLR	#xx:3, @aa:16	9	<	8		abs		7 2	0 MMI 0				2
Absolute address	BCLR	#xx:3, @aa:32	9	<	в г			<u> </u>	abs		7 2	MWI 0	0	9
Register direct	BCLR	Rn, Rd	9	7	E I									-
Register indirect	BCLR	Rn, @ERd	7	۵	0 erd 0	9	7	0						4
Absolute address	BCLR	Rn, @aa:8	7	ш	abs	9	7	0						4
Absolute address	BCLR	Rn, @aa:16	9	<	8		abs		6	0				2
Absolute address	BCLR	Rn, @aa:32	9	A	3			Ö	abs		6 2	E	0	9

\* The addressing mode is the addressing mode of the destination operand <EAds.

# Notes

### 2.2.9 **BIAND**

### **BIAND (Bit Invert AND)**

**Bit Logical AND** 

### Operation

 $C \land [\neg (\langle bit No. \rangle of \langle EAd \rangle)] \rightarrow C$ 

**Assembly-Language Format** 

BIAND #xx:3, <EAd>

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_		_	_	_	$\leftrightarrow$

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.


C: Stores the result of the operation.

### **Operand Size**

Byte

### **Description**

This instruction ANDs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H



# Operand Format and Number of States Required for Execution

Addressing	Magazia	Minomon				Instruction Format	on Format				No. of
Wode*		Operation	1st byte	1st byte 2nd byte	3rd byte	4th byte	5th byte	6th byte 7th byte	7th byte	8th byte	States
Register direct	BIAND	#xx:3, Rd	9 /	1 IMM rd							-
Register indirect	BIAND	BIAND #xx:3, @ERd 7 C 0 erd 0	7 C	0 erd 0	9 2	1 IMM 0					ю
Absolute address	BIAND	BIAND #xx:3, @aa:8 7	7 E	abs	, 9 2	1 IMM 0					ю
Absolute address	BIAND	BIAND #xx:3, @aa:16 6	9 9	1 0	Ø	abs	9 /	6 1 IMM 0			4
Absolute address	BIAND	BIAND #xx:3, @aa:32 6 A	9 9	3		ak	abs		9 /	1 IMM 0	2

Note: \* The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.10 **BILD**

### **BILD (Bit Invert LoaD)**

Bit Load

### Operation

 $\neg$  ( $\langle$ bit No. $\rangle$  of  $\langle$ EAd $\rangle$ )  $\rightarrow$  C

## **Assembly-Language Format**

BILD #xx:3, <EAd>

### **Operand Size**

Byte

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	-	_	_	_	_	_	1

H: Previous value remains unchanged.

N: Previous value remains unchanged.


Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Loaded with the inverse of the specified hit

### **Description**

This instruction loads the inverse of a specified bit from the destination operand into the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Magazia	Macmonia Onorande						Instruction Format	n Format					No. of
Wode*		Operation	1st byte	• · ·	2nd byte	3rd b	yte	1st byte 2nd byte 3rd byte 4th byte 5th byte	5th byte	e 6th byte 7th byte	th 7th	byte	8th byte	States
Register direct	BILD	#xx:3, Rd	7 7	7	7 1 IMM rd									-
Register indirect	BILD	#xx:3, @ERd	7	0	C 0 erd 0	7	7	1 IMM 0						ю
Absolute address	BILD	#xx:3, @aa:8	7 E		abs	7	7	1 IMM 0						е
Absolute address	BILD	#xx:3, @aa:16	9	⋖	0		abs	SC	7 7	7 1 IMM 0	_			4
Absolute address	BILD	#xx:3, @aa:32	9	⋖	3 0			at	abs		7	7	7 1 IMM 0	2

\* The addressing mode is the addressing mode of the destination operand <EAd>. Note:

# Notes

### 2.2.11 **BIOR**

### **BIOR** (Bit Invert inclusive OR)

Bit Logical OR

### Operation

 $C \vee [\neg (\langle bit No. \rangle of \langle EAd \rangle)] \rightarrow C$ 

### **Assembly-Language Format**

BIOR #xx:3, <EAd>

### **Operand Size**

Byte

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	_	_	_	<b>1</b>

H: Previous value remains unchanged.


N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.

C: Stores the result of the operation.

### **Description**

This instruction ORs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H



# Operand Format and Number of States Required for Execution

Addressing	Magazia	Addressing Mnomonic Consude				Instruction Format	n Format				No. of
Wode*		Operands	1st byte	2nd byte	3rd byte	1st byte   2nd byte   3rd byte   4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BIOR	#xx:3, Rd	7 4	1 IMM rd							~
Register indirect	BIOR	#xx:3, @ERd	7 C	7 C 0 erd 0	7 4	1 IMM 0					က
Absolute address	BIOR	#xx:3, @aa:8	7 E	abs	7 4	1 IMM 0					е
Absolute address	BIOR	#xx:3, @aa:16 6	9 9	1 0		abs	7 4 1 IMM	1 IMM 0			4
Absolute address	BIOR	#xx:3, @aa:32 6	9 9	3 0		abs	S(		7 4	4 1 IMM 0	2

 $e: \ ^*$  The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.12 **BIST**

### **BIST (Bit Invert STore)**

**Bit Store** 

### Operation

 $\neg C \rightarrow (< bit No. > of < EAd >)$ 

## **Condition Code**

UI

### **Assembly-Language Format**

BIST #xx:3, <EAd>

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.


C: Previous value remains unchanged.

### **Operand Size**

Byte

### **Description**

This instruction stores the inverse of the carry flag in a specified bit location in the destination operand. The bit number is specified by 3-bit immediate data. Other bits in the destination operand remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing	Mnomonia	oinomon or oinomon				Instruction Format	on Format				No. of
Wode*		Operations	1st byte	1st byte   2nd byte   3rd byte   4th byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register direct	BIST	#xx:3, Rd	2 9	1 IMM rd							-
Register indirect	BIST	#xx:3, @ERd	7	D 0 erd 0	2 9	1 IMM 0					4
Absolute address	BIST	#xx:3, @aa:8	7 F	abs	2 9	1 IMM 0					4
Absolute address	BIST	#xx:3, @aa:16	9 9	- 8		abs	2 9	7 1 IMM 0			2
Absolute address	BIST	#xx:3, @aa:32	9 9	8		at a	abs		2 9	1 IMM 0	9

Note: \* The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.13 BIXOR

### **BIXOR** (Bit Invert eXclusive OR)

### Bit Exclusive Logical OR

### Operation

 $C \oplus [\neg (\langle bit No. \rangle of \langle EAd \rangle)] \rightarrow C$ 

## UI

### **Assembly-Language Format**

BIXOR #xx:3, <EAd>

H: Previous value remains unchanged.

**Condition Code** 

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.


C: Stores the result of the operation.

### **Operand Size**

Byte

### **Description**

This instruction exclusively ORs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H



# Operand Format and Number of States Required for Execution

Addressing	, and an	0							Instru	Instruction Format	Form	at				No. of
Wode*		Milelionic Operation	1st k	oyte	2nd k	oyte	3rd b	yte	1st byte 2nd byte 3rd byte 4th byte 5th byte	te	5th b	yte	6th byte	6th byte 7th byte	8th byte	States
Register direct	BIXOR	#xx:3, Rd	7	2	1 IMM rd	ā										-
Register indirect	BIXOR	BIXOR #xx:3, @ERd 7 C 0 erd 0	7	O	0 erd	0	7	5	1 IMM 0	0						က
Absolute address	BIXOR	BIXOR #xx:3, @aa:8 7	7	ш	abs	s	7	5	1 IMM 0	0						က
Absolute address	BIXOR	BIXOR #xx:3, @aa:16	9	4	-	0		abs	Sc		7	2	5 1 IMM 0			4
Absolute address	BIXOR	BIXOR #xx:3, @aa:32 6	9	4	က	0				abs				7 5	5 1 IMM 0	5

Note: \* The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.14 BLD

### BLD (Bit LoaD)

**Bit Load** 

### **Operation**

(<Bit No.> of <EAd> $) <math>\rightarrow$  C

## I UI H U N Z V C

**Condition Code** 

### **Assembly-Language Format**

BLD #xx:3, <EAd>

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.


C: Loaded from the specified bit.

### **Operand Size**

Byte

### **Description**

This instruction loads a specified bit from the destination operand into the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H



### BLD (Bit LoaD) Bit Load

Operand Format and Number of States Required for Execution

Addressing	oi d	200					Instructio	Instruction Format				No. of
Wode*		Milelionic	1st b	yte	2nd byte	3rd byte	1st byte 2nd byte 3rd byte 4th byte 5th byte	5th byte	6th byte	6th byte 7th byte 8th byte	8th byte	States
Register direct	BLD	#xx:3, Rd	7	7	7 0 IMM rd							-
Register indirect	BLD	#xx:3, @ERd	7	O	7 C 0 erd 0	7 7	7 7 0 IMM 0					က
Absolute address	BLD	#xx:3, @aa:8 7		ш	abs	7 7	0 MMI 0					က
Absolute address	BLD	#xx:3, @aa:16 6	9	∢	1 0	, to	abs	7 7	0 IMM 0			4
Absolute address	BLD	#xx:3, @aa:32 6	9	4	3 0		ak	abs		7 7	7 0 IMM 0	5

Note: \* The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.15 BNOT

BNOT (Bit NOT) Bit NOT

### Operation

 $\neg$  (<bit No.> of <EAd>)  $\rightarrow$  (bit No. of <EAd>)

### **Assembly-Language Format**

BNOT #xx:3, <EAd>

### **Operand Size**

Byte

### **Condition Code**

I UI H U N Z V C

H: Previous value remains unchanged.


N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Description**

This instruction inverts a specified bit in the destination operand. The bit number is specified by 3-bit immediate data or by the lower 3 bits of an 8-bit register Rn. The specified bit is not tested. The condition code remains unchanged.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Rn: R0L to R7L, R0H to R7H



BNOT (Bit NOT)

Bit NOT

# Operand Format and Number of States Required for Execution

Adama								Inst	Instruction Format	n Forn	nat					y o
Mode*	Mnemonic	Operands	1st byte	yte	2nd byte	-	3rd byte	4th byte	yte	5th byte	oyte	6th byte	/te	7th byte	8th byte	States
Register direct	BNOT	#xx:3, Rd	7	_	0 IMM rd											_
Register indirect	BNOT	#xx:3, @ERd	7	۵	0 erd 0	7	-	ОІММ	0							4
Absolute address	BNOT	#xx:3, @aa:8	7	ш	abs	7	-	O IMM	0							4
Absolute address	BNOT	#xx:3, @aa:16	ø	∢	- 8		77	abs		7	-	1 0 IMM	0			2
Absolute address	BNOT	#xx:3, @aa:32	9	∢	ε 				abs	တ္				7 1	0 MMI:0	9
Register direct	BNOT	Rn, Rd	9	_	E 5											_
Register indirect	BNOT	Rn, @ERd	~	۵	0 erd 0	9	-	£	0							4
Absolute address	BNOT	Rn, @aa:8	7	ш	abs	9	-	E	0							4
Absolute address	BNOT	Rn, @aa:16	9	⋖	8		700	abs		9	_	E	0			2
Absolute address	BNOT	Rn, @aa:32	ဖ	⋖	8				aps	Ñ				9	0	9

\* The addressing mode is the addressing mode of the destination operand <EAd>. Note:

# Notes

### 2.2.16 **BOR**

### **BOR** (Bit inclusive OR)

Bit Logical OR

### Operation

 $C \vee (\langle bit \ No. \rangle \ of \langle EAd \rangle) \rightarrow C$ 

## **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	_	_	_	1

### **Assembly-Language Format**

BOR #xx:3. < EAd >

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.


C: Stores the result of the operation.

### **Operand Size**

Byte

### **Description**

This instruction ORs a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H



# Operand Format and Number of States Required for Execution

Addressing	Magazia	Momonio						Instruction Format	on Format					No. of
Wode*		Operations	1st byte	ø	2nd byte	3rd	byte	1st byte 2nd byte 3rd byte 4th byte	5th byte	6th byte 7th byte	7th by		8th byte	States
Register direct	BOR	#xx:3, Rd	7	0	4 0 IMM rd									-
Register indirect	BOR	#xx:3, @ERd 7 C 0 erd 0 7 4 0 IMM 0	2 C	0	erd 0	7	4	0 IMMI 0						ю
Absolute address	BOR	#xx:3, @aa:8 7	7 E	ш	abs	7	4	4 0 IMM 0						т
Absolute address	BOR	#xx:3, @aa:16 6	9 9	₫	0		क	abs	7 4	4 0 IMM 0				4
Absolute address	BOR	#xx:3, @aa:32 6	9 9	4	0 8			ak	abs		, ,	0	4 0 IMM 0	2

e:  $\ ^*$  The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.17 **BSET**

**BSET (Bit SET)** Bit Set

### Operation

 $1 \rightarrow (< bit No. > of < EAd >)$ 

## **Assembly-Language Format**

BSET #xx:3. <EAd> BSET Rn, <EAd>

### **Operand Size**

Byte

### **Condition Code**

UI

H: Previous value remains unchanged.


N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Description**

This instruction sets a specified bit in the destination operand to 1. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit register Rn. The specified bit is not tested. The condition code flags are not altered.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Rn: R0L to R7L, R0H to R7H



BSET (Bit SET)

Bit Set

# Operand Format and Number of States Required for Execution

Addressing	Magazia							=	Instruction Format	on For	mat						No. of
Wode*	MINEMONIC	Operands	1st byte	yte	2nd byte	yte	3rd byte		4th byte	5th	5th byte	6th byte	yte	7th byte	-	8th byte	States
Register direct	BSET	#xx:3, Rd	7	0	О ІММ	5											-
Register indirect	BSET	#xx:3, @ERd	7	۵	0 erd	0	0 2	О О	0 WW								4
Absolute address	BSET	#xx:3, @aa:8	7	ш	abs	s	0 2	0 O:IMM	0								4
Absolute address	BSET	#xx:3, @aa:16	9	4	-	∞		abs		7	0	0 IMM	0				2
Absolute address	BSET	#xx:3, @aa:32	9	٧	က	∞			a	abs				7 0	MMI 0	0	9
Register direct	BSET	Rn, Rd	9	0	E	5											-
Register indirect	BSET	Rn, @ERd	7	۵	0 erd	0	0 9	E	0								4
Absolute address	BSET	Rn, @aa:8	7	ш	abs	တွ	0 9	E	0								4
Absolute address	BSET	Rn, @aa:16	ဖ	⋖	-	∞		abs		9	0	£	0				5
Absolute address	BSET	Rn, @aa:32	9	٧	က	∞			, a	abs				0 9	٤	0	9

\* The addressing mode is the addressing mode of the destination operand <EAd>. Note:

# Notes

### 2.2.18 BSR

### **BSR** (Branch to SubRoutine)

### **Branch to Subroutine**

### **Operation**

 $PC \rightarrow @-SP$ 

 $PC + disp \rightarrow PC$ 

### **Condition Code**

I UI H U N Z V C

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Assembly-Language Format**

BSR disp

**Operand Size** 

Description

This instruction branches to a subroutine at a specified address. It pushes the program counter (PC) value onto the stack as a restart address, then adds a specified displacement to the PC value and branches to the resulting address. The PC value pushed onto the stack is the address of the instruction following the BSR instruction. The displacement is a signed 8-bit or 16-bit value, so the possible branching range is -126 to +128 bytes or -32766 to +32768 bytes from the address of the BSR instruction.

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Inst	uctio	n Format		No. of	States
Mode	Militarionic	Operands	1st	byte	2nd	byte	3rd byte	4th byte	Normal	Advanced
Program-counter	BSR	d:8	5	5	di	sp			3	4
relative	DOK	d:16	5	С	0	0	di	sp	4	5


### **BSR** (Branch to SubRoutine)


### **Branch to Subroutine**

### Notes

The stack structure differs between normal mode and advanced mode. In normal mode only the lower 16 bits of the program counter are pushed onto the stack.

Ensure that the branch destination address is even.





### 2.2.19 BST

### BST (Bit STore)

### Bit Store

### **Operation**

 $C \rightarrow (<bit No.> of <EAd>)$ 

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	_	_	_	_

### **Assembly-Language Format**

BST #xx:3, <EAd>

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.


C: Previous value remains unchanged.

### **Operand Size**

Byte

### **Description**

This instruction stores the carry flag in a specified bit location in the destination operand. The bit number is specified by 3-bit immediate data.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### BST (Bit STore) Bit Store

Operand Format and Number of States Required for Execution

Addressing	, and a second	0						-	Instruction Format	n For	mat				No. of
Wode*		Milellionic Operations	1st b	yte	2nd b	yte	3rd byt	9 4	1st byte   2nd byte   3rd byte   4th byte	2th	byte	6th byte	5th byte 6th byte 7th byte	8th byte	States
Register direct	BST	#xx:3, Rd	9	7	7 0 IMM rd	5									-
Register indirect	BST	#xx:3, @ERd		۵	7 D 0 erd 0		9	11:0	0 MMI 0						4
Absolute address	BST	#xx:3, @aa:8	7	ш	abs		9	0 2	0 IMM 0						4
Absolute address	BST	#xx:3, @aa:16 6		∢	-	∞		abs		9	7	0 MMI:0			5
Absolute address	BST	#xx:3, @aa:32 6	9	∢	ю	æ			a la	abs			2 9	7 0 IMM 0	9

Note: \* The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.20 BTST

BTST (Bit TeST) **Bit Test** 

### **Operation**

 $\neg$  ( $\langle$ Bit No. $\rangle$  of  $\langle$ EAd $\rangle$ )  $\rightarrow$  Z

### **Assembly-Language Format**

BTST #xx:3, <EAd> BTST Rn, <EAd>

### **Operand Size**

Byte

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	_	<b>\</b>		

H: Previous value remains unchanged.

N: Previous value remains unchanged.


Z: Set to 1 if the specified bit is zero; otherwise cleared to 0.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Description**

This instruction tests a specified bit in the destination operand and sets or clears the zero flag according to the result. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit register Rn. The destination operand contents remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Rn: R0L to R7L, R0H to R7H



BTST (Bit TeST) Bit Test

# Operand Format and Number of States Required for Execution

Addressing	Moomoon						Instruction Format	n For	mat					No. of
Mode*		Operands	1st byte	yte	2nd byte	3rd byte	4th byte	2th	5th byte	6th byte	_	7th byte	8th byte	States
Register direct	BTST	#xx:3, Rd	7	ю	0 IMM rd									-
Register indirect	BTST	#xx:3, @ERd	7	O	0 erd 0	7 3	0 IMM 0							ю
Absolute address	BTST	#xx:3, @aa:8	7	ш	abs	7 3	0 IMM 0							е
Absolute address	BTST	#xx:3, @aa:16	9	∢	1 0	, ø	abs	7	က	0 MMI 0				4
Absolute address	BTST	#xx:3, @aa:32	9	⋖	3 0		) H	abs			7	ო 	0 IMM 0	2
Register direct	BTST	Rn, Rd	9	3	r.									1
Register indirect	BTST	Rn, @ERd	7	ပ	0 erd 0	9	rn 0							е
Absolute address	BTST	Rn, @aa:8	7	ш	abs	9	nn 0							ю
Absolute address	BTST	Rn, @aa:16	9	٧	1 0	В	abs	9	3	u. 0				4
Absolute address	BTST	Rn, @aa:32	9	⋖	3		ä	abs			9	8	n 0	5

\* The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.21 **BXOR**

### **BXOR** (Bit eXclusive OR)

### Bit Exclusive Logical OR

### Operation

 $C \oplus (\langle bit \ No. \rangle \ of \langle EAd \rangle) \rightarrow C$ 

## **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	_	_	_	1

**Assembly-Language Format** 

BXOR #xx:3, <EAd>

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.


C: Stores the result of the operation.

### **Operand Size**

Byte

### **Description**

This instruction exclusively ORs a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



### **Available Registers**

R0L to R7L, R0H to R7H



# Operand Format and Number of States Required for Execution

Addressing									Instr	Instruction Format	Forn	nat				Š CN
Mode*	Mnemonic	Mnemonic Operands	1st k	oyte	2nd k	yte	3rd b	yte	1st byte 2nd byte 3rd byte 4th byte 5th byte	/te	5th k	yte	6th byte	6th byte 7th byte	8th byte	-
Register direct	BXOR	#xx:3, Rd	7	2	5 0 IMM rd	ā										_
Register indirect	BXOR	BXOR #xx:3, @ERd 7 C 0 erd 0	7	O	0 erd	0	7	5	0 IMMI 0	0						е
Absolute address	BXOR	BXOR #xx:3, @aa:8 7	7	ш	abs	s	7	2	0 IMM 0	0						е
Absolute address	BXOR	BXOR #xx:3, @aa:16 6	9	4	-	0	•	b t	abs		7	2	5 0 IMM 0			4
Absolute address	BXOR	BXOR #xx:3, @aa:32 6	9	⋖	က	0				abs	s s			7 5	5 0 IMM 0	2

Note: \* The addressing mode is the addressing mode of the destination operand <EAd>.

# Notes

### 2.2.22 CLRMAC

### CLRMAC (CLeaR MAC register)

### **Initialize Multiply-Accumulate Register**

### **Operation**

 $0 \rightarrow MACH, MACL$ 

### **Condition Code**

I UI H U N Z V C

### **Assembly-Language Format**

CLRMAC

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Operand Size**

Description

This instruction simultaneously clears registers MACH and MACL.

It is supported only by the H8S/2600 CPU.

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	Willemonic	Operanus	1st byt	te	2nd	byte	3rd byte	4th byte	States
_	CLRMAC	_	0	1	Α	0			2*

Note: \* A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

### Notes

Execution of this instruction also clears the overflow flag in the multiplier to 0.

### 2.2.23 (1) CMP (B)

### CMP (CoMPare)

### Compare

peration

Rd – (EAs), set/clear CCR

Cond	ition	Code

I	UI	Н	U	N	Z	V	C
_	_	1	_	1	1	1	$\leftrightarrow$

### **Assembly-Language Format**

CMP.B < EAs>, Rd

- H: Set to 1 if there is a borrow at bit 3; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0.

## Operand Size

Byte

### Description

This instruction subtracts the source operand from the contents of an 8-bit register Rd (destination operand) and sets or clears the condition code bits according to the result. The contents of the 8-bit register Rd remain unchanged.

### **Available Registers**

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	Willemonic	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States
Immediate	CMP.B	#xx:8, Rd	Α	rd	IM	IM			1
Register direct	CMP.B	Rs, Rd	1	С	rs	rd			1

### 2.2.23 (2) CMP (W)

### CMP (CoMPare)

### Compare

_	4.
"	peration
v	DEI AUVII

Rd – (EAs), set/clear CCR

### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	1	_	1	1	<b>\$</b>	1

### **Assembly-Language Format**

CMP.W <EAs>, Rd

H: Set to 1 if there is a borrow at bit 11; otherwise cleared to 0.

N: Set to 1 if the result is negative; otherwise cleared to 0

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Set to 1 if there is a borrow at bit 15: otherwise cleared to 0.

### **Operand Size**

Word

### **Description**

This instruction subtracts the source operand from the contents of a 16-bit register Rd (destination operand) and sets or clears the condition code bits according to the result. The contents of the 16bit register Rd remain unchanged.

### **Available Registers**

Rd: R0 to R7. E0 to E7 Rs: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	Willemonic	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States
Immediate	CMP.W	#xx:16, Rd	7	9	2	rd	IM	М	2
Register direct	CMP.W	Rs, Rd	1	D	rs	rd			1



### 2.2.23 (3) CMP (L)

### CMP (CoMPare)

Operation

### Compare

### **Assembly-Language Format**

ERd – (EAs), set/clear CCR

CMP.L <EAs>, ERd

- H: Set to 1 if there is a borrow at bit 27; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 31; otherwise cleared to 0.

### **Operand Size**

Longword

### Description

This instruction subtracts the source operand from the contents of a 32-bit register ERd (destination operand) and sets or clears the condition code bits according to the result. The contents of the 32-bit register ERd remain unchanged.

### **Available Registers**

ERd: ER0 to ER7 ERs: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands					Instructio	n Format			No. of
Mode	Willellionic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	5th byte	6th byte	States
Immediate	CMP.L	#xx:32, ERd	7	Α	2	0 erd		IM	1M		3
Register direct	CMP.L	ERs, ERd	1	F	1 ers	0 erd					1

### 2.2.24 DAA

### DAA (Decimal Adjust Add)

**Decimal Adjust** 

O	oeration

Rd (decimal adjust)  $\rightarrow Rd$ 

## **Condition Code**

I	UI	Н	U	N	Z	V	C
		*		1	<b>1</b>	*	1

### **Assembly-Language Format**

DAA Rd

H: Undetermined (no guaranteed value).

N: Set to 1 if the adjusted result is negative; otherwise cleared to 0.

Z: Set to 1 if the adjusted result is zero; otherwise cleared to 0.

V: Undetermined (no guaranteed value).

C: Set to 1 if there is a carry at bit 7; otherwise left unchanged.

### **Operand Size**

Byte

### **Description**

Given that the result of an addition operation performed by an ADD.B or ADDX instruction on 4-bit BCD data is contained in an 8-bit register Rd and the carry and half-carry flags, the DAA instruction adjusts the contents of the 8-bit register Rd (destination operand) by adding H'00, H'06, H'60, or H'66 according to the table below.

C Flag before Adjustment	Upper 4 Bits before Adjustment	H Flag before Adjustment	Lower 4 Bits before Adjustment	Value Added (Hexadecimal)	C Flag after Adjustment
0	0 to 9	0	0 to 9	00	0
0	0 to 8	0	A to F	06	0
0	0 to 9	1	0 to 3	06	0
0	A to F	0	0 to 9	60	1
0	9 to F	0	A to F	66	1
0	A to F	1	0 to 3	66	1
1	0 to 2	0	0 to 9	60	1
1	0 to 2	0	A to F	66	1
1	0 to 3	1	0 to 3	66	1

### DAA (Decimal Adjust Add)

**Decimal Adjust** 

## **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	DAA	Rd	0	F	0	rd			1

#### Notes

Valid results (8-bit register Rd contents and C, V, Z, N, and H flags) are not assured if this instruction is executed under conditions other than those described above.

#### 2.2.25 DAS

#### DAS (Decimal Adjust Subtract)

**Decimal Adjust** 

Rd (decimal adjust)  $\rightarrow Rd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	*	_	1	<b>\</b>	*	0

#### **Assembly-Language Format**

DAS Rd

H: Undetermined (no guaranteed value).

N: Set to 1 if the adjusted result is negative; otherwise cleared to 0.

Z: Set to 1 if the adjusted result is zero; otherwise cleared to 0.

V: Undetermined (no guaranteed value).

C: Previous value remains unchanged.

#### **Operand Size**

Byte

## **Description**

Given that the result of a subtraction operation performed by a SUB.B, SUBX.B, or NEG.B instruction on 4-bit BCD data is contained in an 8-bit register Rd and the carry and half-carry flags, the DAS instruction adjusts the contents of the 8-bit register Rd (destination operand) by adding H'00, H'FA, H'A0, or H'9A according to the table below.

C Flag before Adjustment	Upper 4 Bits before Adjustment	H Flag before Adjustment	Lower 4 Bits before Adjustment	Value Added (Hexadecimal)	C Flag after Adjustment
0	0 to 9	0	0 to 9	00	0
0	0 to 8	1	6 to F	FA	0
1	7 to F	0	0 to 9	A0	1
1	6 to F	1	6 to F	9A	1

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

## **DAS (Decimal Adjust Subtract)**

**Decimal Adjust** 

# Operand Format and Number of States Required for Execution

Addressing Mnemonic		Operands		Instruction Format							
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States		
Register direct	DAS	Rd	1	F	0	rd			1		

#### Notes

Valid results (8-bit register Rd contents and C, V, Z, N, and H flags) are not assured if this instruction is executed under conditions other than those described above.

#### 2.2.26 (1) DEC (B)

## **DEC (DECrement)**

Decrement

Operation	
- F	

 $Rd - 1 \rightarrow Rd$ 

I	UI	Н	U	N	Z	V	C
_	_	_	—	1	<b>\( \( \)</b>	<b>\$</b>	_

Condition Code

#### **Assembly-Language Format**

DEC.B Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Previous value remains unchanged.

#### **Operand Size**

Byte

# Description

This instruction decrements an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	DEC.B	Rd	1	Α	0	rd			1

#### **Notes**

An overflow is caused by the operation  $H'80 - 1 \rightarrow H'7F$ .

#### 2.2.26 (2) DEC (W)

#### **DEC (DECrement)**

**Decrement** 

#### **Operation**

 $Rd - 1 \rightarrow Rd$  $Rd - 2 \rightarrow Rd$ 

# Assembly-Language Format

DEC.W #1, Rd DEC.W #2, Rd

## **Operand Size**

Word

#### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	1	

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Previous value remains unchanged.

## Description

This instruction subtracts the immediate value 1 or 2 from the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

## **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							
Mode	Willelilollic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States		
Register direct	DEC.W	#1, Rd	1	В	5	rd			1		
Register direct	DEC.W	#2, Rd	1	В	D	rd			1		

#### Notes

An overflow is caused by the operations  $H'8000 - 1 \rightarrow H'7FFF$ ,  $H'8000 - 2 \rightarrow H'7FFE$ , and  $H'8001 - 2 \rightarrow H'7FFF$ .

#### 2.2.26 (3) DEC (L)

#### **DEC (DECrement)**

**Decrement** 

## Operation

 $ERd - 1 \rightarrow ERd$  $ERd - 2 \rightarrow ERd$ 

# Assembly-Language Format

DEC.L #1, ERd DEC.L #2, ERd

# Operand Size

Longword

#### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	1	<b>\$</b>	_

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Previous value remains unchanged.

# Description

This instruction subtracts the immediate value 1 or 2 from the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

## **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format								
Mode	Willemonic	Operanus	1st byte		2nd byte		/te	3rd byte	4th byte	States		
Register direct	DEC.L	#1, ERd	1	В	7	0	erd			1		
Register direct	DEC.L	#2, ERd	1	В	F	0	erd			1		

#### **Notes**

An overflow is caused by the operations H'80000000 – 1  $\rightarrow$  H'7FFFFFF, H'80000000 – 2  $\rightarrow$  H'7FFFFFFE, and H'80000001 – 2  $\rightarrow$  H'7FFFFFFF.

#### 2.2.27 (1) DIVXS (B)


#### DIVXS (DIVide eXtend as Signed)

**Divide Signed** 

Operation	<b>Condition Code</b>							
$Rd \div Rs \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format DIVXS.B Rs, Rd	H: Previous value remains unchanged. N: Set to 1 if the quotient is negative; otherwise cleared to 0.							
	Z: Set to 1 if the divisor is zero; otherwise cleared to 0.							
Operand Size Byte	<ul><li>V: Previous value remains unchanged.</li><li>C: Previous value remains unchanged.</li></ul>							

## **Description**

This instruction divides the contents of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) and stores the result in the 16-bit register Rd. The division is signed. The operation performed is 16 bits  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit remainder. The quotient is placed in the lower 8 bits of Rd. The remainder is placed in the upper 8 bits of Rd. The sign of the remainder matches the sign of the dividend.



Valid results are not assured if division by zero is attempted or an overflow occurs.

## **Available Registers**

Rd: R0 to R7, E0 to E7

Rs: R0L to R7L, R0H to R7H

### DIVXS (DIVide eXtend as Signed)

**Divide Signed** 

## Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format						Instruction Format						
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte		4th byte		States					
Register direct	DIVXS.B	Rs, Rd	0	1	D	0	5	1	rs	rd	13					

#### Notes

The N flag is set to 1 if the dividend and divisor have different signs, and cleared to 0 if they have the same sign. The N flag may therefore be set to 1 when the quotient is zero.

#### 2.2.27 (2) DIVXS (W)

#### DIVXS (DIVide eXtend as Signed)

**Divide Signed** 

Operation	<b>Condition Code</b>							
$ERd \div Rs \rightarrow ERd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format DIVXS.W Rs, ERd	H: Previous value remains unchanged. N: Set to 1 if the quotient is negative; otherwise cleared to 0.							
	Z: Set to 1 if the divisor is zero; otherwise cleared to 0.							
Operand Size Word	V: Previous value remains unchanged. C: Previous value remains unchanged.							

## **Description**

This instruction divides the contents of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) and stores the result in the 32-bit register ERd. The division is signed. The operation performed is 32 bits  $\div$  16-bit quotient and 16-bit remainder. The quotient is placed in the lower 16 bits (Rd) of the 32-bit register ERd. The remainder is placed in the upper 16 bits (Ed). The sign of the remainder matches the sign of the dividend.



Valid results are not assured if division by zero is attempted or an overflow occurs.

## **Available Registers**

ERd: ER0 to ER7

Rs: R0 to R7, E0 to E7

### DIVXS (DIVide eXtend as Signed)

**Divide Signed** 

## Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format						Instruction Format						
Mode	Willemonic	Operands	1st byte	2nd byte	3rd byte	4th byte	States									
Register direct	DIVXS.W	Rs, ERd	0 1	D 0	5 3	rs 0 erd	21									

#### Notes

The N flag is set to 1 if the dividend and divisor have different signs, and cleared to 0 if they have the same sign. The N flag may therefore be set to 1 when the quotient is zero.

#### 2.2.28 (1) DIVXU (B)


#### DIVXU (DIVide eXtend as Unsigned)

Divide

Operation	Condition Code						
$Rd \div Rs \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Assembly-Language Format DIVXU.B Rs, Rd	H: Previous value remains unchanged. N: Set to 1 if the divisor is negative; otherwise cleared to 0.						
	Z: Set to 1 if the divisor is zero; otherwise cleared to 0.						
Operand Size Byte	<ul><li>V: Previous value remains unchanged.</li><li>C: Previous value remains unchanged.</li></ul>						

## **Description**

This instruction divides the contents of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) and stores the result in the 16-bit register Rd. The division is unsigned. The operation performed is 16 bits  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit remainder. The quotient is placed in the lower 8 bits of Rd. The remainder is placed in the upper 8 bits of Rd.



Valid results are not assured if division by zero is attempted or an overflow occurs.

# **Available Registers**

Rd: R0 to R7, E0 to E7

Rs: R0L to R7L, R0H to R7H

# DIVXU (DIVide eXtend as Unsigned)

Divide

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States		
Register direct	DIVXU.B	Rs, Rd	5	1	rs	rd			12		

#### 2.2.28 (2) DIVXU (W)

#### DIVXU (DIVide eXtend as Unsigned)

Divide

Operation	<b>Condition Code</b>						
$ERd \div Rs \rightarrow ERd$	I UI H U N Z V C + + + +						
Assembly-Language Format DIVXU.W Rs, ERd	<ul> <li>H: Previous value remains unchanged.</li> <li>N: Set to 1 if the divisor is negative; otherwise cleared to 0.</li> <li>Z: Set to 1 if the divisor is zero; otherwise cleared to 0.</li> </ul>						
Operand Size Word	V: Previous value remains unchanged. C: Previous value remains unchanged.						

## **Description**

This instruction divides the contents of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source register) and stores the result in the 32-bit register ERd. The division is unsigned. The operation performed is 32 bits  $\div$  16 bits  $\rightarrow$  16-bit quotient and 16-bit remainder. The quotient is placed in the lower 16 bits (Rd) of the 32-bit register ERd. The remainder is placed in the upper 16 bits of (Ed).



Valid results are not assured if division by zero is attempted or an overflow occurs.

## **Available Registers**

ERd: ER0 to ER7

Rs: R0 to R7, E0 to E7

# DIVXU (DIVide eXtend as Unsigned)

Divide

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format					
Mode	Willemonic	Operands	1st l	byte	2nd byte	3rd byte	4th byte	States	
Register direct	DIVXU.W	Rs, ERd	5	3	rs 0 erd			20	

#### 2.2.29 (1) **EEPMOV** (B)

#### **EEPMOV (MOVe data to EEPROM)**

#### **Block Data Transfer**

Opera	tic	n
.CD 41		_

if R4L  $\neq$  0 then repeat @ER5+  $\rightarrow$  @ER6+ R4L - 1  $\rightarrow$  R4L

until R4L = 0

else next;

## **Assembly-Language Format**

EEPMOV.B

#### **Operand Size**

**Condition Code** 

I UI H U N Z V C

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

## Description

This instruction performs a block data transfer. It moves data from the memory location specified in ER5 to the memory location specified in ER6, increments ER5 and ER6, decrements R4L, and repeats these operations until R4L reaches zero. Execution then proceeds to the next instruction. The data transfer is performed a byte at a time, with R4L indicating the number of bytes to be transferred. The byte symbol in the assembly-language format designates the size of R4L (and limits the maximum number of bytes that can be transferred to 255). No interrupts are detected while the block transfer is in progress.

When the EEPMOV.B instruction ends, R4L contains 0 (zero), and ER5 and ER6 contain the last transfer address + 1.

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	1st byte		Ins	No. of					
Mode	Willemonic	Operanus			2nd byte		3rd byte		4th byte		States
_	EEPMOV.B		7	В	5	С	5	9	8	F	4 + 2n*

Note: \* n is the initial value of R4L. Although n bytes of data are transferred, 2(n + 1) data accesses are performed, requiring 2(n + 1) states. (n = 0, 1, 2, ..., 255).

#### Notes

This instruction first reads the memory locations indicated by ER5 and ER6, then carries out the block data transfer.

#### 2.2.29 (2) **EEPMOV** (W)

#### **EEPMOV** (MOVe data to EEPROM)

#### **Block Data Transfer**

# Operation

if R4  $\neq$  0 then repeat @ER5+  $\rightarrow$  @ER6+ R4 - 1  $\rightarrow$  R4 until R4 = 0

# Assembly-Language Format

EEPMOV.W

else next;

## **Operand Size**

\_\_\_

#### Condition Code

I UI H U N Z V C
- - - - - - - - - - -

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

## **Description**

This instruction performs a block data transfer. It moves data from the memory location specified in ER5 to the memory location specified in ER6, increments ER5 and ER6, decrements R4, and repeats these operations until R4 reaches zero. Execution then proceeds to the next instruction. The data transfer is performed a byte at a time, with R4 indicating the number of bytes to be transferred. The word symbol in the assembly-language format designates the size of R4 (allowing a maximum 65535 bytes to be transferred). All interrupts are detected while the block transfer is in progress.

If no interrupt occurs while the EEPMOV.W instruction is executing, when the EEPMOV.W instruction ends, R4 contains 0 (zero), and ER5 and ER6 contain the last transfer address + 1.

If an interrupt occurs, interrupt exception handling begins after the current byte has been transferred. R4 indicates the number of bytes remaining to be transferred. ER5 and ER6 indicate the next transfer addresses. The program counter value pushed onto the stack in interrupt exception handling is the address of the next instruction after the EEPMOV.W instruction.

See the note on EEPMOV.W instruction and interrupt.

#### **EEPMOV (MOVe data to EEPROM)**

#### **Block Data Transfer**

#### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							Instruction Format						
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte		4th byte		States						
_	EEPMOV.W		7	В	D	4	5	9	8	F	4 + 2n*						

Note: \* n is the initial value of R4. Although n bytes of data are transferred, 2(n + 1) data accesses are performed, requiring 2(n + 1) states. (n = 0, 1, 2, ..., 65535).

#### Notes

This instruction first reads memory at the addresses indicated by ER5 and ER6, then carries out the block data transfer.

#### **EEPMOV.W Instruction and Interrupt**

If an interrupt request occurs while the EEPMOV.W instruction is being executed, interrupt exception handling is carried out after the current byte has been transferred. Register contents are then as follows:

ER5: address of the next byte to be transferred

ER6: destination address of the next byte

R4: number of bytes remaining to be transferred

The program counter value pushed on the stack in interrupt exception handling is the address of the next instruction after the EEPMOV.W instruction. Programs should be coded as follows to allow for interrupts during execution of the EEPMOV.W instruction.

#### **Example:**

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

Interrupt requests other than NMI are not accepted if they are masked in the CPU.

During execution of the EEPMOV.B instruction no interrupts are accepted, including NMI.

#### 2.2.30 (1) EXTS (W)

#### EXTS (EXTend as Signed)

**Sign Extension** 

<b>Operation</b>
------------------

(<Bit 7> of Rd $) \rightarrow (<$ bits 15 to 8> of Rd)

#### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	1	0	_

## **Assembly-Language Format**

EXTS.W Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Previous value remains unchanged.

# **Operand Size**

Word

## Description

This instruction copies the sign of the lower 8 bits in a 16-bit register Rd in the upward direction (copies Rd bit 7 to bits 15 to 8) to extend the data to signed word data.



## **Available Registers**

Rd: R0 to R7, E0 to E7

## **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Operands				Instruction Format				
Mode	Willemonic	whemonic Operands		byte	2nd	byte	3rd byte	4th byte	States	
Register direct	EXTS.W	Rd	1	7	D	rd			1	



#### 2.2.30 (2) EXTS (L)

#### EXTS (EXTend as Signed)

**Sign Extension** 

$\sim$		
"	nore	ation
v	DCI 4	ation

(<Bit 15> of ERd $) \rightarrow (<$ bits 31 to 16> of ERd)

I	UI	Н	U	N	Z	V	C
_	_		_	1	1	0	-

#### **Assembly-Language Format**

EXTS.L ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

**Condition Code** 


C: Previous value remains unchanged.

# **Operand Size**

Longword

# Description

This instruction copies the sign of the lower 16 bits in a 32-bit register ERd in the upward direction (copies ERd bit 15 to bits 31 to 16) to extend the data to signed longword data.



## **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			lr	structio	n Format		No. of
Mode	Willemonic	Operanus	1st l	byte	2n	d byte	3rd byte	4th byte	States
Register direct	EXTS.L	ERd	1	7	F	0 erd			1

#### 2.2.31 (1) EXTU (W)

#### EXTU (EXTend as Unsigned)

Zero Extension

Operation
-----------

 $0 \rightarrow (< bits 15 to 8 > of Rd)$ 

Conamon	Coue	

Canditian Cada

 I
 UI
 H
 U
 N
 Z
 V
 C

 —
 —
 —
 0
 ↓
 0
 —

## **Assembly-Language Format**

EXTU.W Rd

H: Previous value remains unchanged.

N: Always cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0

V: Always cleared to 0.


C: Previous value remains unchanged.

## **Operand Size**

Word

# Description

This instruction extends the lower 8 bits in a 16-bit register Rd to word data by padding with zeros. That is, it clears the upper 8 bits of Rd (bits 15 to 8) to 0.



## **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands				tructio	n Format		No. of
Mode	Willemonic	Operands	1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	EXTU.W	Rd	1	7	5	rd			1



#### 2.2.31(2) EXTU(L)

#### EXTU (EXTend as Unsigned)

Zero Extension

Operation	<b>Condition Code</b>	!
$0 \rightarrow (< bits 31 to 16 > of ERd)$	I UI H	[
		_
Assembly-Language Format	H: Previous val	u
EXTU.L ERd	N: Always clear	r
	Z: Set to 1 if the	e
	cleared to 0	

value remains unchanged.

cleared to 0.

if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Previous value remains unchanged.

# **Description**

Longword

**Operand Size** 

This instruction extends the lower 16 bits (general register Rd) in a 32-bit register ERd to longword data by padding with zeros. That is, it clears the upper 16 bits of ERd (bits 31 to 16) to 0.



## **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands				structio	n Format		No. of
Mode	Willemonic	Operanus	1st k	oyte	2n	d byte	3rd byte	4th byte	States
Register direct	EXTU.L	ERd	1	7	7	0 erd			1

#### 2.2.32 (1) INC (B)

#### INC (INCrement)

Increment

Operation
-----------

 $Rd + 1 \rightarrow Rd$ 

I	UI	Н	U	N	Z	V	C
_	_	_		1	1	<b>1</b>	_

#### **Assembly-Language Format**

INC.B Rd

H: Previous value remains unchanged.

Condition Code

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Previous value remains unchanged.

#### **Operand Size**

Byte

# Description

This instruction increments an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing Mnei	Mnemonic Operands			Instruction Format						
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States	
Register direct	INC.B	Rd	0	Α	0	rd			1	

#### **Notes**

An overflow is caused by the operation  $H'7F + 1 \rightarrow H'80$ .

#### 2.2.32 (2) INC (W)

#### **INC (INCrement)**

Increment

#### **Operation**

 $Rd + 1 \rightarrow Rd$  $Rd + 2 \rightarrow Rd$ 

# **Assembly-Language Format**

INC.W #1, Rd INC.W #2, Rd

## **Operand Size**

Word

#### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	1	_

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Previous value remains unchanged.

## Description

This instruction adds the immediate value 1 or 2 to the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	Willelilollic	Operanus	1st l	byte	2nd byte		3rd byte	4th byte	States
Register direct	INC.W	#1, Rd	0	В	5	rd			1
Register direct	INC.W	#2, Rd	0	В	D	rd			1

#### Notes

An overflow is caused by the operations H'7FFF + 1  $\rightarrow$  H'8000, H'7FFF + 2  $\rightarrow$  H'8001, and H'7FFE + 2  $\rightarrow$  H'8000.

#### 2.2.32 (3) INC (L)

#### **INC (INCrement)**

Increment

#### Operation

 $ERd + 1 \rightarrow ERd$  $ERd + 2 \rightarrow ERd$ 

## **Assembly-Language Format**

INC.L #1, ERd INC.L #2, ERd

## **Operand Size**

Longword

#### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_		1	1	<b>\( \)</b>	_

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Previous value remains unchanged.

## **Description**

This instruction adds the immediate value 1 or 2 to the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

## **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	str	uctio	n Format		No. of
Mode	Willelilollic	Operanus	1st l	byte	2nd	l by	yte	3rd byte	4th byte	States
Register direct	INC.L	#1, ERd	0	В	7	0	erd			1
Register direct	INC.L	#2, ERd	0	В	F	0	erd			1

#### **Notes**

An overflow is caused by the operations H'7FFFFFF + 1  $\rightarrow$  H'80000000, H'7FFFFFFF + 2  $\rightarrow$  H'80000001, and H'7FFFFFFE + 2  $\rightarrow$  H'80000000.

#### 2.2.33 JMP

#### JMP (JuMP)

#### Unconditional Branch

## Operation

Effective address  $\rightarrow$  PC

#### **Condition Code**

I		UI	Н	U	N	Z	V	C
	-	_						

#### **Assembly-Language Format**

JMP <EA>

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

#### **Operand Size**

\_\_

## Description

This instruction branches unconditionally to a specified effective address.

## **Available Registers**

ERn: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	- Mnemonic				Instructio	No. of States			
Mode	Milemonie	Operands	1st l	st byte 2nd byte		3rd byte	4th byte	Normal Advanced	
Register indirect	JMP	@ERn	5	9	0 ern 0			2	
Absolute address	JMP	@aa:24	5	Α		abs			3
Memory indirect	JMP	@@aa:8	5	В	abs			4	5

#### Notes

The structure of the branch address and the number of states required for execution differ between normal mode and advanced mode.

Ensure that the branch destination address is even.

#### 2.2.34 JSR

## JSR (Jump to SubRoutine)

#### Jump to Subroutine

## Operation

 $PC \rightarrow @-SP$ 

Effective address  $\rightarrow$  PC

## **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	_	_	_	_

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

## **Assembly-Language Format**

JSR <EA>

### **Operand Size**

### **Description**

This instruction pushes the program counter onto the stack as a return address, then branches to a specified effective address. The program counter value pushed onto the stack is the address of the instruction following the JSR instruction.

## **Available Registers**

ERn: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Instructio	No. of States			
Mode	Willemonic	Operanus	1st l	byte	2nd byte	3rd byte	4th byte	Normal	Advanced
Register indirect	JSR	@ERn	5	D	0 ern 0			3	4
Absolute address	JSR	@aa:24	5	Е		abs		4	5
Memory indirect	JSR	@@aa:8	5	F	abs			4	6


### JSR (Jump to SubRoutine)


### **Jump to Subroutine**

### Notes

The stack structure differs between normal mode and advanced mode. In normal mode only the lower 16 bits of the program counter are pushed onto the stack.

Ensure that the branch destination address is even.





#### 2.2.35 (1) LDC (B)

#### LDC (LoaD to Control register)

Load CCR

Operation
-----------

 $\langle EAs \rangle \rightarrow CCR$ 

**Operand Size** 

Byte

#### **Condition Code**

I	UI	Η	U	N	Z	V	C
<b>\$</b>	1	<b>\</b>	<b>\$</b>	1	<b>\</b>	<b>\$</b>	1

#### **Assembly-Language Format**

LDC.B <EAs>, CCR

- I: Loaded from the corresponding bit in the source operand.
- H: Loaded from the corresponding bit in the source operand.
- N: Loaded from the corresponding bit in the source operand.
- Z: Loaded from the corresponding bit in the source operand.
- V: Loaded from the corresponding bit in the source operand.
- C: Loaded from the corresponding bit in the source operand.

## **Description**

This instruction loads the source operand contents into the condition-code register (CCR).

No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

## **Available Registers**

Rs: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

Addressing	Mnemonic	nonic Operands		Instruction Format							
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States		
Immediate	LDC.B	#xx:8, CCR	0	7	IM	IM			1		
Register direct	LDC.B	Rs, CCR	0	3	0	rs			1		



#### 2.2.35 (2) LDC (B)

#### LDC (LoaD to Control register)

Load EXR

#### Operation

 $\langle EAs \rangle \rightarrow EXR$ 

## **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_		_	_	_	_	

#### **Assembly-Language Format**

LDC.B <EAs>, EXR

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

#### **Operand Size**

Byte

## **Description**

This instruction loads the source operand contents into the extended control register (EXR).

No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

#### **Available Registers**

Rs: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Forr	nat		No. of
Mode	Willemonic	Operanus	1st l	byte	2nd	byte	3rd	byte	4th byte	States
Immediate	LDC.B	#xx:8, EXR	0	1	4	1	0	7	IMM	2
Register direct	LDC.B	Rs, EXR	0	3	1	rs				1

### 2.2.35 (3) LDC (W)

## LDC (LoaD to Control register)

Load CCR

Operation	<b>Condition Code</b>
$(EAs) \rightarrow CCR$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format  LDC.W <eas>, CCR</eas>	<ul><li>I: Loaded from the corresponding bit in the source operand.</li><li>H: Loaded from the corresponding bit in the source operand.</li></ul>
Operand Size Word	<ul> <li>N: Loaded from the corresponding bit in the source operand.</li> <li>Z: Loaded from the corresponding bit in the source operand.</li> <li>V: Loaded from the corresponding bit in the source operand.</li> <li>C: Loaded from the corresponding bit in the</li> </ul>
	C: Loaded from the corresponding bit in the source operand.

## **Description**

This instruction loads the source operand contents into the condition-code register (CCR).

Although CCR is a byte register, the source operand is word size. The contents of the even address are loaded into CCR.

No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

## **Available Registers**

ERs: ER0 to ER7



# Operand Format and Number of States Required for Execution

Addressing											Instruction Format	n Format					No. of
Mode	Mnemonic	Operands	1st by	1st byte	2nd byte		3rd byte		4th byte	_	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte	States
Register indirect	LDC.W	@ERs, CCR	0	-	4	0	9	6	0 ers	0							8
Register indirect with	LDC.W	LDC.W @(d:16, ERs), CCR	0 1	-	4	0	9	ш	0 ers	0	ij j	dsip					4
displace- ment	LDC.W	@(d:32, ERs), CCR	0	-	4	0	7	8	0 ers	0	9	2 0		ਰ	disp		9
Register indirect with post-increment	LDC.W	@ERs+, CCR	0	-	4	0	9	٥	0 ers	0							4
Absolute	LDC.W	@aa:16, CCR	0	-	4	0	9	В	0	0	al	abs					4
address	LDC.W	@aa:32, CCR	0 1		4	0	9	В	7	0		al	abs				2

#### 2.2.35 (4) LDC (W)

#### LDC (LoaD to Control register)

Load EXR

## **Operation**

 $(EAs) \rightarrow EXR$ 

# Condition Code

UI

## **Assembly-Language Format**

LDC.W <EAs>, EXR

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.

C: Previous value remains unchanged.

#### **Operand Size**

Word

## **Description**

This instruction loads the source operand contents into the extended control register (EXR). Although EXR is a byte register, the source operand is word size. The contents of the even address are loaded into EXR

No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

## **Available Registers**

ERs: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing										_	Instruction Format	n Format					No. of
Mode	MINEMONIC	Operands	1st byte		2nd byte	├─	3rd byte	ą.	4th byte		5th byte	6th byte	7th byte	8th byte	9th byte	10th byte States	States
Register indirect	LDC.W	@ERs, EXR	0	-	4	-	9	6	0: ers: (	0							е
Register indirect with	LDC.W	@(d:16, ERs), EXR	0	-	4	-	9	ь	0 ers (	0	ö	dsip					4
displace- ment	LDC.W	@(d:32, ERs), EXR	0	-	4	-	7	8	0 ers (	0	99	2 0		ਰ	dsp		9
Register indirect with post-increment	LDC.W	@ERs+, EXR	0	-	4	-	9	٥	0 ers	0							4
Absolute	LDC.W	@aa:16, EXR	0	-	4	-	9	В	0	0	al	abs					4
address	LDC.W	@aa:32, EXR	0	-	4	-	9	В		0		at	abs				5

#### 2.2.36 LDM

#### LDM (LoaD to Multiple registers)

#### Restore Data from Stack

### **Operation**

 $@SP+ \rightarrow ERn \text{ (register list)}$ 

#### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	_	_		_

#### **Assembly-Language Format**

LDM.L @SP+, < register list>

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.

C: Previous value remains unchanged.

#### **Operand Size**

Longword

## **Description**

This instruction restores data saved on the stack to a specified list of registers. Registers are restored in descending order of register number.

Two, three, or four registers can be restored by one LDM instruction. The following ranges can be specified in the register list.

Two registers: ER0–ER1, ER2–ER3, ER4–ER5, or ER6–ER7

Three registers: ER0-ER2 or ER4-ER6 Four registers: ER0–ER3 or ER4–ER7

## **Available Registers**

ERn: ER0 to ER7



# LDM (LoaD to Multiple registers)

### **Restore Data from Stack**

# **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Operands			ı	nstructio	n Forma	ı			No. of
Mode	Willemonic	Operanus	1st I	oyte	2nd	byte	3rd	byte	4ti	n byte	States
_	LDM.L	@SP+, (ERn–ERn+1)	0	1	1	0	6	D	7	0 ern+1	7
_	LDM.L	@SP+, (ERn–ERn+2)	0	1	2	0	6	D	7	0 ern+2	9
_	LDM.L	@SP+, (ERn–ERn+3)	0	1	3	0	6	D	7	0 ern+3	11

#### 2.2.37 LDMAC

#### LDMAC (LoaD to MAC register)

#### Load MAC Register

#### **Operation**

 $ERs \rightarrow MACH$ 

or

 $ERs \rightarrow MACL$ 

**Assembly-Language Format** 

LDMAC ERs, MAC register

**Operand Size** 

Longword

#### **Condition Code**

I UI H U N Z V C
- - - - - - - - - - -

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

#### **Description**

This instruction moves the contents of a general register to a multiply-accumulate register (MACH or MACL). If the transfer is to MACH, only the lowest 10 bits of the general register are transferred.

Supported only by the H8S/2600 CPU.

## **Available Registers**

ERs: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	structio	n Format		No. of
Mode	Willemonic	Operanus	1st l	oyte	2nc	l byte	3rd byte	4th byte	States
Register direct	LDMAC	ERs, MACH	0	3	2	0 ers			2*
Register direct	LDMAC	ERs, MACL	0	3	3	0 ers			2*

Note: \* A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

#### Notes

Execution of this instruction clears the overflow flag in the multiplier to 0.



#### 2.2.38 MAC

#### MAC (Multiply and ACcumulate)

#### **Multiply and Accumulate**

#### Operation

 $(EAn) \times (EAm) + MAC \text{ register} \rightarrow$ 

MAC register

ERn  $+2 \rightarrow ERn$ 

ERm  $+2 \rightarrow ERm$ 

# **Assembly-Language Format**

MAC @ERn+, @ERm+

# **Operand Size**

**Condition Code** 

I UI H U N Z V C

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

# Description

This instruction performs signed multiplication on two 16-bit operands at addresses given by the contents of general registers ERn and ERm, adds the 32-bit product to the contents of the MAC register, and stores the sum in the MAC register. After this operation, ERn and ERm are both incremented by 2.

The operation can be carried out in saturating or non-saturating mode, depending on the MACS bit in a system control register. (SYSCR)

See the relevant hardware manual for further information.

In non-saturating mode, MACH and MACL are concatenated to store a 42-bit result. The value of bit 41 is copied into the upper 22 bits of MACH as a sign extension.

In saturating mode, only MACL is valid, and the result is limited to the range from H'80000000 (minimum value) to H'7FFFFFFF (maximum value). If the result overflows in the negative direction, H'80000000 (the minimum value) is stored in MACL. If the result overflows in the positive direction, H'7FFFFFFF (the maximum value) is stored in MACL. The LSB of the MACH register indicates the status of the overflow flag (V-MULT) in the multiplier. Other bits retain their previous contents.

This instruction is supported only by the H8S/2600 CPU.

#### MAC (Multiply and ACcumulate)

#### **Multiply and Accumulate**

#### **Operand Format and Number of States Required for Execution**

Addressing Mode	Mnemonic	Onerende	Instruction Format							No. of			
	winemonic	Operands	1st	byte	2nd	byte	3rd	byte		4th	byt	е	States
Register indirect with post-increment	MAC	@ERn+, @ERm+	0	1	6	0	6	D	0	ern	0	erm	4

#### Notes

- 1. Flags (N, Z, V) indicating the result of the MAC instruction can be set in the condition-code register (CCR) by the STMAC instruction.
- 2. If ERn and ERm are the same register, the execution addresses are ERn and ERn + 2. After execution, the value of ERn is ERn + 4.
- 3. If MACS is modified during execution of a MAC instruction, the result cannot be guaranteed. It is essential to wait for at least three states after a MAC instruction before modifying MACS.

# Further Explanation of Instructions Using Multiplier

1. Modification of flags

The multiplier has N-MULT, Z-MULT, and V-MULT flags that indicate the results of MAC instructions. These flags are separated from the condition-code register (CCR). The values of these flags can be set in the N, Z, and V flags of the CCR only by the STMAC instruction.

N-MULT and Z-MULT are modified only by MAC instructions. V-MULT retains a value indicating whether an overflow has occurred in the past, until it is cleared by execution of the CLRMAC or LDMAC instruction.

The setting and clearing conditions for these flags are given below.

• N-MULT (negative flag)

Saturating mode	Set when bit 31 of register MACL is set to 1 by execution of a MAC instruction				
	Cleared when bit 31 of register MACL is cleared to 0 by execution of a MAC instruction				
Non-saturating mode	Set when bit 41 of register MACH is set to 1 by execution of a MAC instruction				
	Cleared when bit 41 of register MACH is cleared to 0 by execution				

# MAC (Multiply and ACcumulate)

# **Multiply and Accumulate**

# • Z-MULT (zero flag)

Saturating mode	Set when register MACL is cleared to 0 by execution of a MAC instruction				
	Cleared when register MACL is not cleared to 0 by execution of a MAC instruction				
Non-saturating mode	Set when registers MACH and MACL are both cleared to 0 by execution of a MAC instruction				
	Cleared when register MACH or MACL is not cleared to 0 by execution of a MAC instruction				

# • V-MULT (overflow flag)

Saturating mode	Set when the result of the MAC instruction overflows the range from H'80000000 (minimum) to H'7FFFFFFF (maximum)				
	Cleared when a CLRMAC or LDMAC instruction is executed				
	Note: Not cleared when the result of the MAC instruction is within the above range				
Non-saturating mode	Set when the result of the MAC instruction overflows the range from H'20000000000 (minimum) to H'1FFFFFFFFF (maximum)				
	Cleared when a CLRMAC or LDMAC instruction is executed				
	Note: Not cleared when the result of the MAC instruction is within the above range				

The N-MULT, Z-MULT, and V-MULT flags are not modified by switching between saturating and non-saturating modes, or by execution of a multiply instruction (MULXU or MULXS).

#### 2. Example

#### 2.2.39 (1) MOV (B)

#### MOV (MOVe data)

Move

O	peration	
$\sim$	peranon	

 $Rs \rightarrow Rd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	_

#### **Assembly-Language Format**

MOV.B Rs. Rd

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Byte

# **Description**

This instruction transfers one byte of data from an 8-bit register Rs to an 8-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

# **Available Registers**

Rs: R0L to R7L, R0H to R7H Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			No. of					
Mode	Willelilollic	Operands	1st byte		2nd byte		3rd byte 4th byte		States
Register direct	MOV.B	Rs, Rd	0	С	rs	rd			1



#### 2.2.39 (2) MOV (W)

#### MOV (MOVe data)

Move

	norotion
•	peration

 $Rs \rightarrow Rd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_		1	<b>\$</b>	0	_

#### **Assembly-Language Format**

MOV.W Rs, Rd

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Word

# **Description**

This instruction transfers one word of data from a 16-bit register Rs to a 16-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

# **Available Registers**

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Mnemonic Operands		Instruction Format						
	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States	
Register direct	MOV.W	Rs, Rd	0	D	rs	rd			1	

#### 2.2.39 (3) MOV (L)

#### MOV (MOVe data)

Move

$\sim$	4.
. 1	peration
v	perauon

 $ERs \rightarrow ERd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	_

# **Assembly-Language Format**

MOV.L ERs. ERd

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Longword

# **Description**

This instruction transfers one word of data from a 32-bit register ERs to a 32-bit register ERd, tests the transferred data, and sets condition-code flags according to the result.

# **Available Registers**

ERd: ER0 to ER7 ERs: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Instruction Format			No. of
Mode	Willemonic	Operands	1st l	byte	2nd byte	3rd byte	4th byte	States
Register direct	MOV.L	ERs, ERd	0	F	1 ers 0 erd			1



2.2.39 (4) MOV (B)

#### MOV (MOVe data)

Move

$\sim$	4.
l Di	peration
$\mathbf{\sigma}$	oci auon

 $(EAs) \rightarrow Rd$ 

Condition Code	Con	dition	Code
----------------	-----	--------	------

I	UI	Н	U	N	Z	V	C
_	_		_	1	<b>\$</b>	0	_

#### **Assembly-Language Format**

MOV.B <EAs>, Rd

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

# **Operand Size**

Byte

### **Description**

This instruction transfers the source operand contents to an 8-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

ERs: ER0 to ER7

MOV (MOVe data) Move

# Operand Format and Number of States Required for Execution

No. of	States	_	2	9	5	8	7	3	4
	8th byte								
	7th byte				dsip				
	6th byte				ਰ				
	5th byte								abs
Instruction Format	4th byte			ds	2 rd			abs	at
	3rd byte			disp	9			at	
	2nd byte	MMI	0 ers rd	0 ers rd	0 ers 0	0 ers rd	abs	0 rd	2 rd
	1st byte	Þ	8	ш	8	С	D.	A	Α
	1st	ш	9	9	7	9	7	9	9
	Operands	#xx:8, Rd	@ERs, Rd	@(d:16, ERs), Rd	@(d:32, ERs), Rd	@ERs+, Rd	@aa:8, Rd	@aa:16, Rd	@aa:32, Rd
Magazia	MITERIORIE	MOV.B	MOV.B	MOV.B	MOV.B	MOV.B	MOV.B	MOV.B	MOV.B
Addressing	Mode	Immediate	Register indirect	Register indirect	with displace- ment	Register indirect with post-increment		Absolute address	

# Notes

The MOV.B @ER7+, Rd instruction should never be used, because it leaves an odd value in the stack pointer (ER7). For details refer to section 3.3, Exception-Handling State, or to the relevant hardware manual

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

2.2.39 (5) MOV (W)

MOV (MOVe data)

Move

$\sim$			
w	per	atı	on

 $(EAs) \rightarrow Rd$ 

Condition Code	Con	dition	Code
----------------	-----	--------	------

I	UI	Η	U	N	Z	V	C
				<b>1</b>	<b>\( \)</b>	0	

#### **Assembly-Language Format**

MOV.W <EAs>, Rd

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Word

# Description

This instruction transfers the source operand contents to a 16-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

# **Available Registers**

Rd: R0 to R7, E0 to E7

ERs: ER0 to ER7

MOV (MOVe data)

Move

# Operand Format and Number of States Required for Execution

No. of	States	2	2	က	2	ဇ	က	4
	8th byte							
	7th byte				ds			
	6th byte			disp				
Instruction Format	5th byte							abs
Instructio	4th byte	IMM		dsip	2 14		abs	ah
	3rd byte	M		di	9 9		ak	
	oyte	rd	5	5	0	Б	5	ā
	2nd byte	0	0 ers	0 ers	0 ers	0 ers	0	2
	1st byte	6	6	Щ	∞	۵	Ф	Ф
	1st l	7	9	9	7	9	9	9
	Operands	#xx:16, Rd	@ERs, Rd	@(d:16, ERs), Rd	@(d:32, ERs), Rd	@ERs+, Rd	@aa:16, Rd	@aa:32, Rd
, and a second	Minemonic	MOV.W	MOV:W	MOV.W	MOV.W	MOV:W	MOV:W	MOV:W
Addressing	Mode   Minemonic	Immediate	Register indirect	Register indirect	with displace- ment	Register indirect with post-increment	Absolute	address

- 1. The source operand <EAs> must be located at an even address.
- 2. In machine language, MOV.W @ER7+, Rd is identical to POP.W Rd.

#### 2.2.39 (6) MOV (L)

#### MOV (MOVe data)

Move

$\sim$	4 •
l Di	peration
v	DCI GUIDII

 $(EAs) \rightarrow ERd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
				1	1	0	

#### **Assembly-Language Format**

MOV.L <EAs>, ERd

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Previous value remains unchanged.

#### **Operand Size**

Longword

# Description

This instruction transfers the source operand contents to a specified 32-bit register (ERd), tests the transferred data, and sets condition-code flags according to the result. The first memory word located at the effective address is stored in extended register Ed. The next word is stored in general register Rd.



# **Available Registers**

ERs: ER0 to ER7 ERd: ER0 to ER7 MOV (MOVe data)

Move

# Operand Format and Number of States Required for Execution

No. of	States	က	4	5	7	2	5	9
	10th byte States							
on Format	9th byte				dsip			
	8th byte				ਚੌ			
	7th byte							abs
	5th byte 6th byte	IMM		dsip	2 0 erd		abs	a a
Instruction Format				ਚੌ	9 9			
	yte		0.erd	0:erd	0	0.erd	0 0 erd	2 0 erd
	4th byte		0 ers 0 erd	0 ers 0 erd	0 ers	0 ers 0 erd	0	7
	3rd byte		6	ш	80	۵	В	В
	3rd k		9	9	7	9	9	9
	yte	0 0 erd	0	0	0	0	0	0
	2nd byte	0	0	0	0	0	0	0
	st byte	٧	1	1	-	-	1	-
	1st	7	0	0	0	0	0	0
	Operands	#xx:32, Rd	@ERs, ERd	@(d:16, ERs), ERd	@(d:32, ERs), ERd	@ERs+, ERd	@aa:16, ERd	@aa:32, ERd
	Minemonic	MOV.L	MOV.L	MOV.L	MOV.L	MOV.L	MOV.L	MOV.L
Addressing	Mode	Immediate	Register indirect	Register indirect with	displace- ment	Register indirect with post-increment	Absolute	address

- 1. The source operand <EAs> must be located at an even address.
- 2. In machine language, MOV.L @R7+, ERd is identical to POP.L ERd.

2.2.39 (7) MOV (B)

#### MOV (MOVe data)

Move

$Rs \rightarrow (EAc$	d)
-----------------------	----

I	UI	Н	U	N	Z	V	C
_	_			<b>\$</b>	<b>\( \)</b>	0	

#### **Assembly-Language Format**

**Condition Code** 

C: Previous value remains unchanged.

# **Operand Size**

Byte

# **Description**

This instruction transfers the contents of an 8-bit register Rs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result.

# **Available Registers**

Rs: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

MOV (MOVe data)

Move

# Operand Format and Number of States Required for Execution

No. of	States	7	က	5	3	2	8	4
	8th byte							
	7th byte			dsib				
	6th byte			ਰ				
Instruction Format	5th byte							abs
Instructio	4th byte		ds	A rs			abs	a a
	3rd byte		disp	9			o o	
	2nd byte	1 erd rs	1 erd rs	8 0 erd 0	1 erd rs	abs	8 13	A rs
	yte	00	ш	8	Ú	ſS	4	∢
	1st byte	9	9	7	9	3	9	9
Spacron	Operands	Rs, @ERd	Rs, @(d:16, ERd)	Rs, @(d:32, ERd)	Rs, @-Erd	Rs, @aa:8	Rs, @aa:16	Rs, @aa:32
Mnomonic		MOV.B	MOV.B	MOV.B	MOV.B	MOV.B	MOV.B	MOV.B
Addressing Magazia	Mode	Register indirect	Register indirect	displace- ment	Register indirect with pre- decrement		Absolute address	

- The MOVB Rs, @-ER7 instruction should never be used, because it leaves an odd value in the stack pointer (ER7). For details refer to section 3.3, Exception-Handling State, or to the relevant hardware manual.
- Execution of MOV.B RnL, @-ERn or MOV.B RnH, @-ERn first decrements ERn by one, then transfers the designated part (RnL or RnH) of the resulting ERn value. 7

2.2.39 (8) MOV (W)

MOV (MOVe data)

Move

O	peration
v	peranon

 $Rs \rightarrow (EAd)$ 

Condition Code	Con	dition	Code
----------------	-----	--------	------

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	<b>\$</b>	0	

**Assembly-Language Format** 

MOV.W Rs, <EAd>

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Word

# Description

This instruction transfers the contents of a 16-bit register Rs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result.

# **Available Registers**

Rs: R0 to R7, E0 to E7

ERd: ER0 to ER7

MOV (MOVe data)

Move

# Operand Format and Number of States Required for Execution

Addressing	ojaomoam	Spacroad						Instructio	Instruction Format				No. of
Mode			1st byte	yte	2nd byte	oyte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	States
Register indirect	MOV.W	Rs, @ERd	9	6	1 erd rs	হ							2
Register indirect	MOV.W	Rs, @(d:16, ERd)	9	ш	1 erd	হ	ਰ	disp					8
displace- ment	MOV.W	Rs, @(d:32, ERd)	2	8	0 erd 0	0	В 9	A rs		Θ	dsib		2
Register indirect with predecrement	MOV.W	Rs, @–ERd	9	Q	1 erd	rs							ဇ
Absolute	MOV.W	Rs, @aa:16	9	В	80	rs	al	abs					3
address	MOV.W	Rs, @aa:32	9	В	⋖	rs		ak	abs				4

- The destination operand <EAd> must be located at an even address.
- 2. In machine language, MOV.W Rs, @-ER7 is identical to PUSH.W Rs.
- When MOV.W Rn, @-ERn is executed, the transferred value comes from (value of ERn before execution) 2.

#### 2.2.39 (9) MOV (L)

#### MOV (MOVe data)

Operation

Move

$ERs \rightarrow (EAd)$		

I	UI	Н	U	N	Z	V	C
_	_			1	<b>\$</b>	0	_

#### **Assembly-Language Format**

MOV.L ERs, <EAd>

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

**Condition Code** 


C: Previous value remains unchanged.

#### **Operand Size**

Longword

# Description

This instruction transfers the contents of a 32-bit register ERs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result. The extended register (Es) contents are stored at the first word indicated by the effective address. The general register (Rs) contents are stored at the next word.



# **Available Registers**

ERs: ER0 to ER7 ERd: ER0 to ER7 MOV (MOVe data)

Move

# Operand Format and Number of States Required for Execution

No. of	States	4	5	7	r2	5	9
	9th byte 10th byte States						
				disp			
	8th byte			ס			
	7th byte						Sc
n Format	6th byte 7th byte		disp	A 0 ers		abs	abs
Instruction Format	5th byte			9 9			
	yte	1 erd 0 ers	1 erd 0 ers	0	l erd 0 ers	0 ers	A 0 ers
	4th byte		1 erd	8 0 erd 0	1 erd	ω	٧
	2nd byte 3rd byte	o	ш	∞	۵	В	В
	3rd	9	9	7	9	9	9
	byte	0 0	0	0	0	0	0
		0	0	0	0	0	0
	1st byte	-	-	-	-	-	1
	1st	0	0	0	0	0	0
	Operands	ERs, @ERd	ERs, @(d:16, ERd)	ERs, @(d:32, ERd)	ERs, @-ERd	ERs, @aa:16	ERs, @aa:32
1	Minemonic	MOV.L	MOV.L	MOV.L	MOV.L	MOV.L	MOV.L
Addressing	Mode	Register indirect	Register indirect with	displace- ment	Register indirect with predecrement	Absolute	address

- 1. The destination operand <EAd> must be located at an even address.
- In machine language, MOVL ERs, @-ER7 is identical to PUSH.L ERs.
- When MOVL ERn, @-ERn is executed, the transferred value is (value of ERn before execution) 4.

#### 2.2.40 **MOVFPE**

#### **MOVFPE** (MOVe From Peripheral with E clock)

#### Move Data with E Clock

Operation	<b>Condition Code</b>					
$(EAs) \rightarrow Rd$ Synchronized with E clock	I UI H U N Z V C					
Assembly-Language Format	H: Previous value remains unchanged.					
MOVFPE @aa:16, Rd	N: Set to 1 if the transferred data is negative; otherwise cleared to 0.					
	Z: Set to 1 if the transferred data is zero;					
Operand Size	otherwise cleared to 0.					
•	V: Always cleared to 0.					
Byte	C: Previous value remains unchanged.					

# **Description**

This instruction transfers memory contents specified by a 16-bit absolute address to a general register Rd in synchronization with an E clock, tests the transferred data, and sets condition-code flags according to the result.

Note: Avoid using this instruction in microcontrollers without an E clock output pin, or in single-chip mode.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte 4th byte		States
Absolute address	MOVFPE	@aa:16, Rd	6	Α	A 4 rd		4 rd abs		

Note: \* For details, refer to the relevant microcontroller hardware manual.

- 1. This instruction cannot be used with addressing modes other than the above, and cannot transfer word data or longword data.
- 2. The number of states required for execution is variable. For details, refer to the relevant microcontroller hardware manual.

#### 2.2.41 **MOVTPE**

#### **MOVTPE** (**MOVe To Peripheral with E clock**)

Move Data with E Clock

Operation	Condition Code						
$Rs \rightarrow (EAd)$ Synchronized with E clock	I UI H U N Z V C + + + 0						
Assembly-Language Format	H: Previous value remains unchanged.						
MOVTPE Rs, @aa:16	N: Set to 1 if the transferred data is negative; otherwise cleared to 0.						
	Z: Set to 1 if the transferred data is zero;						
Operand Size	otherwise cleared to 0.  V: Always cleared to 0.						
Byte	C: Previous value remains unchanged.						

# **Description**

This instruction transfers the contents of a general register Rs (source operand) to a destination location specified by a 16-bit absolute address in synchronization with an E clock, tests the transferred data, and sets condition-code flags according to the result.

Avoid using this instruction in microcontrollers without an E clock output pin, or in single-chip mode.

## **Available Registers**

Rs: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of	
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States	
Absolute address	MOVTPE	Rs, @aa:16	6	Α	C rs		C rs abs			

Note: \* For details, refer to the relevant microcontroller hardware manual.

#### Notes

- 1. This instruction cannot be used with addressing modes other than the above, and cannot transfer word data or longword data.
- 2. The number of states required for execution is variable. For details, refer to the relevant microcontroller hardware manual.

Rev. 4.00 Feb 24, 2006 page 150 of 322 REJ09B0139-0400



#### 2.2.42 (1) MULXS (B)

#### MULXS (MULtiply eXtend as Signed)

**Multiply Signed** 

Operation	Condition Code									
$Rd \times Rs \rightarrow Rd$		I	UI	Н	U	N	Z	V	C	
			_	_	_	1	<b>\$</b>	_	_	
Assembly-Language Format	H: Previous value remains unchanged.									
MULXS.B Rs, Rd	N:	N: Set to 1 if the result is negative; otherwise cleared to 0.								
Operand Size	Z:		to 1 i		resul	lt is z	zero;	othe	rwise	;
Byte	V:	Prev	ious	valu	e ren	nains	uncl	hange	ed.	
	C:	Prev	ious	valu	e ren	nains	uncl	hange	ed.	

#### **Description**

This instruction multiplies the lower 8 bits of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) as signed data and stores the result in the 16-bit register Rd. If Rd is one of general registers R0 to R7, Rs can be the upper part (RdH) or lower part (RdL) of Rd. The operation performed is 8 bits  $\times$  8 bits  $\rightarrow$  16 bits signed multiplication.

		Rs		Rd		
Don't care	Multiplicand	×	Multiplier	$\rightarrow$	Product	
8		8 bits		16 bits		

### **Available Registers**

Rd: R0 to R7, E0 to E7

Rs: R0L to R7L, R0H to R7H

# **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Operands	Instruction Format						No. of		
Mode	- HITTOTIC	Operanus	1st byte		2nd byte		byte 3rd byte		4th byte		States
Register direct	MULXS.B	Rs, Rd	0	1	С	0	5	0	rs	rd	4*

Note: \* The number of states in the H8S/2000 CPU is 13.

A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

#### 2.2.42 (2) MULXS (W)

### MULXS (MULtiply eXtend as Signed)

**Multiply Signed** 

Operation	Condition Code							
$ERd \times Rs \rightarrow ERd$	I UI H U N Z V C							
Assembly-Language Format	H: Previous value remains unchanged.							
MULXS.W Rs, ERd	N: Set to 1 if the result is negative; otherwise cleared to 0.							
Operand Size	<ul> <li>Z: Set to 1 if the result is zero; otherwise cleared to 0.</li> </ul>							
Word	V: Previous value remains unchanged.							
	C: Previous value remains unchanged.							

# **Description**

This instruction multiplies the lower 16 bits of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) as signed data and stores the result in the 32-bit register ERd. Rs can be the upper part (Ed) or lower part (Rd) of ERd. The operation performed is  $16 \text{ bits} \times 16 \text{ bits} \rightarrow 32 \text{ bits signed multiplication}$ .

E	ERd		Rs		ERd		
Don't care	Multiplicand	$\times$ Multiplier $\rightarrow$			Product		
16	6 bits		16 bits		32 bits		

# Available Registers

ERd: ER0 to ER7

Rs: R0 to R7, E0 to E7

# **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Operands	Instruction Format					No. of			
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte		4th byte		States
Register direct	MULXS.W	Rs, ERd	0	1	С	0	5	2	rs	0 erd	5*

Note: \* The number of states in the H8S/2000 CPU is 21.

A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

#### 2.2.43 (1) MULXU (B)

#### MULXU (MULtiply eXtend as Unsigned)

Multiply

Operation	<b>Condition Code</b>					
$Rd \times Rs \rightarrow Rd$	I UI H U N Z V C					
Assembly-Language Format						
MULXU.B Rs, Rd	H: Previous value remains unchanged.					
	N: Previous value remains unchanged.					
Operand Size	Z: Previous value remains unchanged.					
•	<ul><li>V: Previous value remains unchanged.</li><li>C: Previous value remains unchanged.</li></ul>					
Byte						

#### **Description**

This instruction multiplies the lower 8 bits of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) as unsigned data and stores the result in the 16-bit register Rd. If Rd is one of general registers R0 to R7, Rs can be the upper part (RdH) or lower part (RdL) of Rd. The operation performed is 8 bits  $\times$  8 bits  $\rightarrow$  16 bits unsigned multiplication.

		Rd		Rs		Rd
	Don't care	Multiplicand	×	Multiplier	$\rightarrow$	Product
8 bits				8 bits		16 bits

#### **Available Registers**

Rd: R0 to R7, E0 to E7

Rs: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of	
Mode	Willellionic	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States	
Register direct	MULXU.B	Rs, Rd	5	0	rs rd				3*	

Note: \* The number of states in the H8S/2000 CPU is 12.

A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

#### 2.2.43 (2) MULXU (W)

#### MULXU (MULtiply eXtend as Unsigned)

Multiply

Operation	<b>Condition Code</b>
$ERd \times Rs \to ERd$	I UI H U N Z V C
Assembly-Language Format	
MULXU.W Rs, ERd	H: Previous value remains unchanged.
	N: Previous value remains unchanged.
Operand Size	Z: Previous value remains unchanged.
•	V: Previous value remains unchanged.
Word	C: Previous value remains unchanged.

#### **Description**

This instruction multiplies the lower 16 bits of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) as unsigned data and stores the result in the 32-bit register ERd. Rs can be the upper part (Ed) or lower part (Rd) of ERd. The operation performed is  $16 \text{ bits} \times 16 \text{ bits} \rightarrow 32 \text{ bits}$  unsigned multiplication.

ERd				Rs		ERd		
	Don't care	Multiplicand	×	Multiplier	$\rightarrow$	Product		
16 bits				16 bits		32 bits		

# **Available Registers**

ERd: ER0 to ER7

Rs: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format						
Mode	Willelilollic	Operanus	1st l	byte	2nd byte	3rd byte	4th byte	States		
Register direct	MULXU.W	Rs, ERd	5	2	rs 0 erd			4*		

Note: \* The number of states in the H8S/2000 CPU is 20.

A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

#### 2.2.44 (1) NEG (B)

#### **NEG (NEGate)**

**Negate Binary Signed** 

Operation	<b>Condition Code</b>							
$0 - Rd \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format  NEG.B Rd  Operand Size  Byte	<ul> <li>H: Set to 1 if there is a borrow at bit 3; otherwise cleared to 0.</li> <li>N: Set to 1 if the result is negative; otherwise cleared to 0.</li> <li>Z: Set to 1 if the result is zero; otherwise cleared to 0.</li> <li>V: Set to 1 if an overflow occurs; otherwise cleared to 0.</li> </ul>							
	C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0.							

# **Description**

This instruction takes the two's complement of the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd (subtracting the register contents from H'00). If the original contents of Rd were H'80, however, the result remains H'80.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format					No. of	
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	NEG.B	Rd	1	7	8	rd			1

#### **Notes**

An overflow occurs if the original contents of Rd were H'80.

## 2.2.44 (2) NEG (W)

# **NEG (NEGate)**

# **Negate Binary Signed**

Operation	Condition Code						
$0 - Rd \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Assembly-Language Format NEG.W Rd	H: Set to 1 if there is a borrow at bit 11; otherwise cleared to 0.  N: Set to 1 if the result is negative; otherwise cleared to 0.						
Operand Size Word	<ul> <li>Z: Set to 1 if the result is zero; otherwise cleared to 0.</li> <li>V: Set to 1 if an overflow occurs; otherwise cleared to 0.</li> <li>C: Set to 1 if there is a borrow at bit 15; otherwise cleared to 0.</li> </ul>						

# **Description**

This instruction takes the two's complement of the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd (subtracting the register contents from H'0000). If the original contents of Rd were H'8000, however, the result remains H'8000.

# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format						
Mode	Willemonic	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States	
Register direct	NEG.W	Rd	1	7	9	rd			1	

#### **Notes**

An overflow occurs if the original contents of Rd were H'8000.



#### 2.2.44 (3) NEG (L)

#### **NEG (NEGate)**

#### **Negate Binary Signed**

Operation	<b>Condition Code</b>							
$0 - \text{ERd} \rightarrow \text{ERd}$	I UI H U N Z V C							
	$\boxed{- \left  - \right  \updownarrow \left  - \right  \updownarrow \left  \uparrow \right  \updownarrow \left  \uparrow \right }$							
Assembly-Language Format NEG.L ERd	<ul><li>H: Set to 1 if there is a borrow at bit 27; otherwise cleared to 0.</li><li>N: Set to 1 if the result is negative; otherwise cleared to 0.</li></ul>							
Operand Size Longword	<ul><li>Z: Set to 1 if the result is zero; otherwise cleared to 0.</li><li>V: Set to 1 if an overflow occurs; otherwise cleared to 0.</li><li>C: Set to 1 if there is a borrow at bit 31; otherwise cleared to 0.</li></ul>							

# **Description**

This instruction takes the two's complement of the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd (subtracting the register contents from H'00000000). If the original contents of ERd were H'80000000, however, the result remains H'80000000.

# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willelilollic		1st l	oyte	2nd	d byte	3rd byte	4th byte	States
Register direct	NEG.L	ERd	1	7	В	0 erd			1

#### **Notes**

An overflow occurs if the original contents of ERd were H'80000000.

#### 2.2.45 NOP

#### NOP (No OPeration)

**No Operation** 

# Operation

 $PC + 2 \rightarrow PC$ 

# **Condition Code**

I UI H U N Z V C

## **Assembly-Language Format**

NOP

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

# **Operand Size**

\_

# **Description**

This instruction only increments the program counter, causing the next instruction to be executed. The internal state of the CPU does not change.

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction	nstruction Format			
Mode	Willemonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States	
_	NOP		0 0	0 0			1	

#### 2.2.46 (1) NOT (B)

#### **NOT** (**NOT** = logical complement)

# **Logical Complement**

Operation Condition Code						
	$\neg Rd \rightarrow Rd$		I	UI	Н	U
				_		_

# **Assembly-Language Format**

NOT.B Rd

Operation

# **Operand Size**

Byte

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

Condition Code

C: Previous value remains unchanged.

# Description

This instruction takes the one's complement of the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Militario		1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	NOT.B	Rd	1	7	0	rd			1

# 2.2.46 (2) NOT (W)

# **NOT** (**NOT** = logical complement)

# **Logical Complement**

 $\neg Rd \rightarrow Rd$ 

Condition (	Code
-------------	------

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	<b>1</b>	0	_

**Assembly-Language Format** 

NOT.W Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Word

# Description

This instruction takes the one's complement of the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Willemonic		1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	NOT.W	Rd	1	7	1	rd			1



#### 2.2.46 (3) NOT (L)

# **NOT** (**NOT** = **logical** complement)

# **Logical Complement**

Operation
-----------

 $\neg ERd \rightarrow ERd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_		1	<b>\$</b>	0	_

**Assembly-Language Format** 

NOT.L ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

### **Operand Size**

Longword

# Description

This instruction takes the one's complement of the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							
Mode	Willemonio	Operanas	1st byte		2nd byte		yte	3rd byte	4th byte	States	
Register direct	NOT.L	ERd	1	7	3	0	erd			1	

#### 2.2.47 (1) OR (B)

# **OR** (inclusive **OR** logical)

Logical OR

# Operation

 $Rd \lor (EAs) \rightarrow Rd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	1	0	_

# **Assembly-Language Format**

OR.B <EAs>, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Byte

# **Description**

This instruction ORs the source operand with the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Immediate	OR.B	#xx:8, Rd	С	rd	IMM				1
Register direct	OR.B	Rs, Rd	1	4	rs	rd			1



### 2.2.47 (2) OR (W)

# **OR** (inclusive **OR** logical)

Logical OR

#### **Operation**

 $Rd \lor (EAs) \rightarrow Rd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
				<b>\</b>	<b>\( \)</b>	0	

#### **Assembly-Language Format**

OR.W <EAs>, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Word

# Description

This instruction ORs the source operand with the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

# **Available Registers**

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of						
Mode	Willemonic			oyte 2nd b		byte	3rd byte	4th byte	States	
Immediate	OR.W	#xx:16, Rd	7	9	4	rd	IMM		2	
Register direct	OR.W	Rs, Rd	6	4	rs	rd			1	

#### 2.2.47 (3) OR (L)

# **OR** (inclusive **OR** logical)

Logical OR

# Operation

 $ERd \lor (EAs) \rightarrow ERd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_		1	<b>\$</b>	0	_

# **Assembly-Language Format**

OR.L <EAs>, ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Longword

# **Description**

This instruction ORs the source operand with the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

# **Available Registers**

ERd: ER0 to ER7 ERs: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Inemonic Operands			Instruction Format						
	Willemonic	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	5th byte	6th byte	States
Immediate	OR.L	#xx:32, ERd	7	Α	4	0 erd		IM	1M		3
Register direct	OR.L	ERs, ERd	0	1	F	0	6 4	0 ers 0 erd			2



#### 2.2.48 (1) ORC

# **ORC** (inclusive **OR** Control register)

# Logical OR with CCR

Operation	<b>Condition Code</b>					
$CCR \lor \#IMM \to CCR$	I UI H U N Z V C					
Assembly-Language Format ORC #xx:8, CCR	<ul> <li>I: Stores the corresponding bit of the result.</li> <li>UI: Stores the corresponding bit of the result.</li> <li>H: Stores the corresponding bit of the result.</li> <li>U: Stores the corresponding bit of the result.</li> </ul>					
Operand Size Byte	<ul><li>N: Stores the corresponding bit of the result.</li><li>Z: Stores the corresponding bit of the result.</li><li>V: Stores the corresponding bit of the result.</li><li>C: Stores the corresponding bit of the result.</li></ul>					

# **Description**

This instruction ORs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of			
Mode	Willelilollic	Operands	1st byte	2nd byte	3rd byte	4th byte	States
Immediate	ORC	#xx:8, CCR	0 4	IMM			1

#### 2.2.48 (2) ORC

#### **ORC** (inclusive **OR** Control register)

#### Logical OR with EXR

# **Operation**

 $EXR \vee \#IMM \rightarrow EXR$ 

#### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	_	_	_	_

#### **Assembly-Language Format**

ORC #xx:8. EXR

H: Stores the corresponding bit of the result.

N: Stores the corresponding bit of the result.

Z: Stores the corresponding bit of the result. V: Stores the corresponding bit of the result.

C: Stores the corresponding bit of the result.

#### **Operand Size**

Byte

# **Description**

This instruction ORs the contents of the extended control register (EXR) with immediate data and stores the result in the extended control register. No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

# **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Mnemonic Operands		Instruction Format					
Mode	Willemonic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States		
Immediate	ORC	#xx:8, EXR	0 1	4 1	0 4	IMM	2		

#### Notes

Rev. 4.00 Feb 24, 2006 page 166 of 322

#### 2.2.49 (1) POP (W)

#### POP (POP data)

**Pop Data from Stack** 

$\sim$			
( )i	per	•atı	Λn
$\mathbf{\mathcal{I}}$	$\mathbf{p}_{\mathbf{v}_{\mathbf{I}}}$	au	

 $@SP+ \rightarrow Rn$ 

### **Condition Code**

I	UI	Η	U	N	Z	V	C
				<b>1</b>	<b>\$</b>	0	

#### **Assembly-Language Format**

POP.W Rn

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

### **Operand Size**

Word

### Description

This instruction restores data from the stack to a 16-bit general register Rn, tests the restored data, and sets condition-code flags according to the result.

### **Available Registers**

Rn: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Milicinomic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
_	POP.W	Rn	6	D	7	rn			3

#### Notes

POP.W Rn is identical to MOV.W @SP+, Rn.

#### 2.2.49 (2) POP (L)

#### POP (POP data)

**Pop Data from Stack** 

Operation
-----------

 $@SP+ \rightarrow ERn$ 

### **Condition Code**

I	UI	Η	U	N	Z	V	C
			_	<b>1</b>	1	0	

#### **Assembly-Language Format**

POP.L ERn

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

### **Operand Size**

Longword

### Description

This instruction restores data from the stack to a 32-bit general register ERn, tests the restored data, and sets condition-code flags according to the result.

### **Available Registers**

ERn: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing Mnemonic	Operands			Instruction Format						No. of	
Mode	Willemonic	Operands	1st byte		2nd byte		a 3rd byte		4th byte		States
_	POP.L	ERn	0	1	0	0	6	D	7	0 ern	5

#### Notes

POP.L ERn is identical to MOV.L @SP+, ERn.

### 2.2.50 (1) PUSH (W)

#### PUSH (PUSH data)

#### **Push Data on Stack**

Operation	<b>Condition Code</b>
$Rn \rightarrow @-SP$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format PUSH.W Rn	<ul> <li>H: Previous value remains unchanged.</li> <li>N: Set to 1 if the transferred data is negative; otherwise cleared to 0.</li> <li>Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.</li> </ul>
Operand Size Word	V: Always cleared to 0. C: Previous value remains unchanged.

### Description

This instruction saves data from a 16-bit register Rn onto the stack, tests the saved data, and sets condition-code flags according to the result.

### **Available Registers**

Rn: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
_	PUSH.W	Rn	6	D	F	rn			3

- 1. PUSH.W Rn is identical to MOV.W Rn, @-SP.
- 2. When PUSH.W R7 or PUSH.W E7 is executed, the value saved on the stack is the R7 or E7 value after effective address calculation (after ER7 is decremented by 2).

#### 2.2.50 (2) PUSH (L)

#### **PUSH (PUSH data)**

#### **Push Data on Stack**

Operation
-----------

 $ERn \rightarrow @-SP$ 

#### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	_

#### **Assembly-Language Format**

PUSH.L ERn

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative; otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

### **Operand Size**

Longword

### Description

This instruction pushes data from a 32-bit register ERn onto the stack, tests the saved data, and sets condition-code flags according to the result.

### **Available Registers**

ERn: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							No. of
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte		4th byte		States
_	PUSH.L	ERn	0	1	0	0	6	D	F	0 ern	5

#### Notes

- 1. PUSH.L ERn is identical to MOV.L ERn, @-SP.
- 2. When PUSH.L ER7 is executed, the value saved on the stack is the ER7 value after effective address calculation (after ER7 is decremented by 4).

Rev. 4.00 Feb 24, 2006 page 170 of 322

REJ09B0139-0400



#### 2.2.51 (1) ROTL (B)

#### **ROTL (ROTate Left)**

Rotate

o per une	
Rd (left r	otation) $\rightarrow$ Rd

I	UI	Н	U	N	Z	V	C	
	_	_	_	1	<b>\$</b>	0	1	

### **Assembly-Language Format**

ROTL.B Rd

Operation

# Operand Size Byte

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.


V: Always cleared to 0.

**Condition Code** 

C: Receives the previous value in bit 7.

### Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) is rotated to the least significant bit (bit 0), and also copied to the carry flag.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic ROTL.B	Operands			No. of				
Mode	Willemonic	Operands	1st l	1st byte		byte	3rd byte	4th byte	States
Register direct	ROTL.B	Rd	1	2	8	rd			1

#### 2.2.51 (2) ROTL (B)

#### **ROTL (ROTate Left)**

Rotate

Operation
-----------

Rd (left rotation)  $\rightarrow Rd$ 

### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	1	0	1

### **Assembly-Language Format**

ROTL.B #2, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 6.

### **Operand Size**

Byte

### Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the left. The most significant two bits (bits 7 and 6) are rotated to the least significant two bits (bits 1 and 0), and bit 6 is also copied to the carry flag.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic			No. of					
Mode	Willemonic	Operands	1st byte		2nd	byte	3rd byte	4th byte	States
Register direct	ROTL.B	#2, Rd	1	2	С	rd			1

#### 2.2.51 (3) ROTL (W)

#### **ROTL (ROTate Left)**

Rotate

Rd (left rotation)  $\rightarrow Rd$ 

Cond	lition	Code

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	<b>\$</b>	0	<b>\</b>

### **Assembly-Language Format**

ROTL.W Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 15.

### Operand Size

Word

### Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) is rotated to the least significant bit (bit 0), and also copied to the carry flag.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing Mnemonic  Pogletor direct POTL W		nic Operands		Instruction Format						
Mode	Willemonic	Operanus	1st l	1st byte		byte	3rd byte	4th byte	States	
Register direct	ROTL.W	Rd	1	2	9	rd			1	

#### 2.2.51 (4) ROTL (W)

#### **ROTL (ROTate Left)**

Rotate

Operation
-----------

Rd (left rotation)  $\rightarrow Rd$ 

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_		1	1	0	1

### **Assembly-Language Format**

ROTL.W #2, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 14.

### **Operand Size**

Word

### Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the left. The most significant two bits (bits 15 and 14) are rotated to the least significant two bits (bits 1 and 0), and bit 14 is also copied to the carry flag.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing Mnemonic		onic Operands		Instruction Format						
Mode	Willemonic	Operanus	1st l	1st byte		byte	3rd byte 4th byte		States	
Register direct	ROTL.W	#2, Rd	1	2	D	rd			1	

### 2.2.51 (5) ROTL (L)


### **ROTL (ROTate Left)**

Rotate

Operation	Condition Code							
ERd (left rotation) $\rightarrow$ ERd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format	H: Previous value remains unchanged.							
ROTL.L ERd	N: Set to 1 if the result is negative; otherwise cleared to 0.							
	Z: Set to 1 if the result is zero; otherwise							
Operand Size Longword	cleared to 0.  V: Always cleared to 0.  C: Receives the previous value in bit 31.							

### Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) is rotated to the least significant bit (bit 0), and also copied to the carry flag.



### **Available Registers**

ERd: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operanus	1st byte		2nd	d byte	3rd byte	4th byte	States
Register direct	ROTL.L	ERd	1	2	В	0 erd			1

#### 2.2.51 (6) ROTL (L)

#### **ROTL (ROTate Left)**

Rotate

O	peration
$\sim$	oci attoli

ERd (left rotation)  $\rightarrow$  ERd

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	1

### **Assembly-Language Format**

ROTL.L #2, ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 30.

### **Operand Size**

Longword

### Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the left. The most significant two bits (bits 31 and 30) are rotated to the least significant two bits (bits 1 and 0), and bit 30 is also copied to the carry flag.



### **Available Registers**

ERd: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Mnemonic Operands				Instruction Format							
Mode	Willemonic	Operanus	1st byte		2nd	d byte	3rd byte	4th byte	States				
Register direct	ROTL.L	#2, ERd	1	2	F	0 erd			1				



### 2.2.52 (1) ROTR (B)


### **ROTR (ROTate Right)**

Rotate

Operation	Condition Code								
$Rd$ (right rotation) $\rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
Assembly-Language Format	H: Previous value remains unchanged.								
ROTR.B Rd	N: Set to 1 if the result is negative; otherwise cleared to 0.								
	Z: Set to 1 if the result is zero; otherwise								
Operand Size	cleared to 0.  V: Always cleared to 0.								
Byte	C: Receives the previous value in bit 0.								

### Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 7), and also copied to the carry flag.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format						No. of
	Willemonic	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	ROTR.B	Rd	1	3	8	rd			1

#### 2.2.52 (2) ROTR (B)

### **ROTR (ROTate Right)**

Rotate

Rd (right rotation)  $\rightarrow Rd$ 

### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	1	0	1

### **Assembly-Language Format**

ROTR.B #2, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 1.

### **Operand Size**

Byte

### **Description**

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the right. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 7 and 6), and bit 1 is also copied to the carry flag.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	ROTR.B	#2, Rd	1	3	С	rd			1



### 2.2.52 (3) ROTR (W)


### **ROTR (ROTate Right)**

Rotate

Operation	Condition Code							
$Rd$ (right rotation) $\rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format	H: Previous value remains unchanged.							
ROTR.W Rd	N: Set to 1 if the result is negative; otherwise cleared to 0.							
	Z: Set to 1 if the result is zero; otherwise							
Operand Size	cleared to 0.							
•	V: Always cleared to 0.							
Word	C: Receives the previous value in bit 0.							

### Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 15), and also copied to the carry flag.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	WITTETTTOTTTC	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	ROTR.W	Rd	1	3	9	rd			1

#### 2.2.52 (4) ROTR (W)

### **ROTR (ROTate Right)**

Rotate

Rd (right rotation)  $\rightarrow$  Rd

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	1

### **Assembly-Language Format**

ROTR.W #2, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 1.

### **Operand Size**

Word

### Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the right. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 15 and 14), and bit 1 is also copied to the carry flag.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Inemonic Operands		Instruction Format						
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States	
Register direct	ROTR.W	#2, Rd	1	3	D	rd			1	



### 2.2.52 (5) ROTR (L)


### **ROTR (ROTate Right)**

Rotate

Operation	<b>Condition Code</b>						
ERd (right rotation) $\rightarrow$ ERd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Assembly-Language Format	H: Previous value remains unchanged.						
ROTR.L ERd	N: Set to 1 if the result is negative; otherwise cleared to 0.						
	Z: Set to 1 if the result is zero; otherwise						
Operand Size	cleared to 0.						
•	V: Always cleared to 0.						
Longword	C: Receives the previous value in bit 0.						

### Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 31), and also copied to the carry flag.



### **Available Registers**

ERd: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format							No. of
Mode	Willemonic	Operanus	1st byte		2nd	d byte	е	3rd byte	4th byte	States
Register direct	ROTR.L	ERd	1	3	В	0 е	erd			1

#### 2.2.52 (6) ROTR (L)

#### ROTR (ROTate Right)

Rotate

Operation
-----------

ERd (right rotation)  $\rightarrow ERd$ 

### **Condition Code**

I	UI	Н	_				C
_	_	_		<b>\$</b>	<b>1</b>	0	1

### **Assembly-Language Format**

ROTR.L #2, ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 1.

### **Operand Size**

Longword

### Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the right. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 31 and 30), and bit 1 is also copied to the carry flag.



### **Available Registers**

ERd: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			No. of					
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	ROTR.L	#2, ERd	1	3	F	0 erd			1



#### 2.2.53 (1) ROTXL (B)

#### **ROTXL** (**ROTate** with eXtend carry Left)

#### **Rotate through Carry**

_						
0	n	er	·a	Ħ	n	n

Rd (left rotation through carry flag) → Rd

Cond	lition	Code

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	<b>\</b>

### **Assembly-Language Format**

ROTXL.B Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 7.

### **Operand Size**

Byte

### Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 7) rotates into the carry flag.



#### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operanus	1st byte		2nd	byte	3rd byte	4th byte	States
Register direct	ROTXL.B	Rd	1	2	0	rd			1

### 2.2.53 (2) ROTXL (B)

#### **ROTXL** (ROTate with eXtend carry Left)

#### **Rotate through Carry**

#### **Operation**

 $Rd \; (left \; rotation \; through \; carry \; flag) \rightarrow Rd$ 

### **Condition Code**

I	UI	Η	U	N	Z	V	C
	_	_	_	1	1	0	1

### **Assembly-Language Format**

ROTXL.B #2, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 6.

### **Operand Size**

Byte

### Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the left through the carry flag. The carry flag rotates into bit 1, bit 7 rotates into bit 0, and bit 6 rotates into the carry flag.



#### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			Instruction Format						
Mode	Willemonic	Operanus	1st byte		2nd	byte	3rd byte	4th byte	States	
Register direct	ROTXL.B	#2, Rd	1	2	4	rd			1	



#### 2.2.53 (3) ROTXL (W)

#### **ROTXL** (**ROTate** with eXtend carry Left)

### **Rotate through Carry**

_						
0	n	er	·a	Ħ	n	n

Rd (left rotation through carry flag) → Rd

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	<b>\$</b>	0	$\leftrightarrow$

### **Assembly-Language Format**

ROTXL.W Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 15.

### **Operand Size**

Word

### Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 15) rotates into the carry flag.



#### **Available Registers**

Rd: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format						
Mode	Willemonic	Operanus	1st byte		2nd	byte	3rd byte	4th byte	States	
Register direct	ROTXL.W	Rd	1	2	1	rd			1	

### 2.2.53 (4) ROTXL (W)

### **ROTXL** (**ROTate** with eXtend carry Left)

#### **Rotate through Carry**

#### **Operation**

Rd (left rotation through carry flag)  $\rightarrow$  Rd

#### **Condition Code**

I	UI	Η	U	N	Z	V	C
	_	_	_	1	1	0	1

### **Assembly-Language Format**

ROTXL.W #2, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 14.

### **Operand Size**

Word

### Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the left through the carry flag. The carry flag rotates into bit 1, bit 15 rotates into bit 0, and bit 14 rotates into the carry flag.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			Instruction Format						
Mode	Willemonic	Operanus	1st byte		2nd	byte	3rd byte	4th byte	States	
Register direct	ROTXL.W	#2, Rd	1	2	5	rd			1	



#### 2.2.53 (5) ROTXL (L)

#### **ROTXL** (**ROTate** with eXtend carry Left)

#### **Rotate through Carry**

_			
()	pei	'atı	or

ERd (left rotation through carry flag)  $\rightarrow$  ERd

#### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_		_	1	1	0	$\leftrightarrow$

#### **Assembly-Language Format**

ROTXL.L ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 31.

### **Operand Size**

Longword

### Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 31) rotates into the carry flag.



### **Available Registers**

ERd: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing Mn	Mnemonic	Operands		Instruction Format						
Mode	Willemonic	Operanus	1st byte		2n	d byte	3rd byte	4th byte	States	
Register direct	ROTXL.L	ERd	1	2	3	0 erd			1	

#### 2.2.53 (6) ROTXL (L)

### ROTXL (ROTate with eXtend carry Left)

#### **Rotate through Carry**

#### **Operation**

ERd (left rotation through carry flag)  $\rightarrow$  ERd

I	UI	Н	U	N	Z	V	C
	_		_	1	1	0	1

#### **Assembly-Language Format**

ROTXL.L #2, ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

Condition Code


C: Receives the previous value in bit 30.

### **Operand Size**

Longword

### Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the left through the carry flag. The carry flag rotates into bit 1, bit 31 rotates into bit 0, and bit 30 rotates into into the carry flag.



### **Available Registers**

ERd: ER0 to ER7

### **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Operands		Instruction Format						
Mode	Willemonic	Operanus	1st byte		2n	d byte	3rd byte	4th byte	States	
Register direct	ROTXL.L	#2, ERd	1	2	7	0 erd			1	



#### 2.2.54 (1) ROTXR (B)

### **ROTXR** (**ROTate** with eXtend carry Right)

### **Rotate through Carry**

_				
()	n	era	ıtı	on

Rd (right rotation through carry flag)  $\rightarrow$  Rd

### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	1	0	$\leftrightarrow$

### **Assembly-Language Format**

ROTXR.B Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 0.

### **Operand Size**

Byte

### Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 7). The least significant bit (bit 0) rotates into the carry flag.



#### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			No. of					
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	ROTXR.B	Rd	1	3	0	rd			1

### 2.2.54 (2) ROTXR (B)

### ROTXR (ROTate with eXtend carry Right)

#### **Rotate through Carry**

#### Operation

Rd (right rotation through carry flag)  $\rightarrow$  Rd

### Condition Code

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	<b>\</b>	0	<b>1</b>

### **Assembly-Language Format**

ROTXR.B #2, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 1.

### **Operand Size**

Byte

### **Description**

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 6, bit 0 rotates into bit 7, and bit 1 rotates into the carry flag.



#### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operan				No. of				
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	ROTXR.B	#2, Rd	1	3	4	rd			1



#### 2.2.54 (3) ROTXR (W)

#### **ROTXR** (**ROTate** with eXtend carry **Right**)

#### **Rotate through Carry**

#### Operation

Rd (right rotation through carry flag)  $\rightarrow$  Rd

#### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	<b>\$</b>

### **Assembly-Language Format**

ROTXR.W Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 0.

### **Operand Size**

Word

### Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 15). The least significant bit (bit 0) rotates into the carry flag.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			Instruction Format						
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States	
Register direct	ROTXR.W	Rd	1	3	1	rd			1	

#### 2.2.54 (4) ROTXR (W)

### **ROTXR** (ROTate with eXtend carry Right)

### **Rotate through Carry**

#### **Operation**

Rd (right rotation through carry flag)  $\rightarrow$  Rd

# I UI H U N Z V C

### **Assembly-Language Format**

ROTXR.W #2, Rd

### H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

Condition Code


C: Receives the previous value in bit 1.

### **Operand Size**

Word

### Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 14, bit 0 rotates into bit 15, and bit 1 rotates into the carry flag.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operan			No. of					
Mode	Willelilollic	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	ROTXR.W	#2, Rd	1	3	5	rd			1



#### 2.2.54 (5) ROTXR (L)

#### **ROTXR** (**ROTate** with eXtend carry **Right**)

#### **Rotate through Carry**

$\mathbf{a}$		- 4	•
	nei	rati	เกท

 $ERd \ (right \ rotation \ through \ carry \ flag) \rightarrow ERd$ 

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_		_	1	1	0	$\leftrightarrow$

### **Assembly-Language Format**

ROTXR.L ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Receives the previous value in bit 0.

### **Operand Size**

Longword

### Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 31). The least significant bit (bit 0) rotates into the carry flag.



### **Available Registers**

ERd: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Mnemonic Operands		Instruction Format						
Mode	Willemonic	Operanus	1st byte		2n	d byte	3rd byte	4th byte	States	
Register direct	ROTXR.L	ERd	1	3	3	0 erd			1	

#### 2.2.54 (6) ROTXR (L)

### ROTXR (ROTate with eXtend carry Right)

#### **Rotate through Carry**

#### **Operation**

ERd (right rotation through carry flag) → ERd

### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	<b>\</b>	0	<b>1</b>

#### **Assembly-Language Format**

ROTXR.L #2, ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 1.

### **Operand Size**

Longword

### Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 30, bit 0 rotates into bit 31, and bit 1 rotates into the carry flag.



### **Available Registers**

ERd: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	ROTXR.L	#2, ERd	1	3	7	0 erd			1



#### 2.2.55 RTE

#### RTE (ReTurn from Exception)

#### **Return from Exception Handling**

Operation
O P

- When EXR is invalid
  - $@SP+ \rightarrow CCR$
  - $@SP+ \rightarrow PC$
- When EXR is valid
  - $@SP+ \rightarrow EXR$
  - $@SP+ \rightarrow CCR$
  - $@SP+ \rightarrow PC$

#### **Assembly-Language Format**

RTE

#### **Operand Size**

**Condition Code** 

I	UI	Н	U	N	Z	V	C
<b>\$</b>	1	1	<b>\$</b>	1	<b>\$</b>	1	1

- I: Restored from the corresponding bit on the stack.
- UI: Restored from the corresponding bit on the stack.
- H: Restored from the corresponding bit on the stack.
- U: Restored from the corresponding bit on the stack.
- N: Restored from the corresponding bit on the stack.
- Z: Restored from the corresponding bit on the stack.
- V: Restored from the corresponding bit on the stack.
- C: Restored from the corresponding bit on the stack.

### Description

This instruction returns from an exception-handling routine by restoring the EXR, condition-code register (CCR) and program counter (PC) from the stack. Program execution continues from the address restored to the program counter. The CCR and PC contents at the time of execution of this instruction are lost. If the extended control regiser (EXR) is valid, it is also restored (and the existing EXR contents are lost).

### Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Willemonic		1st	byte	2nd	byte	3rd byte	4th byte	States
_	RTE		5	6	7	0			5*


Note: \* Six states when EXR is valid.


### **RTE** (ReTurn from Exception)

### **Return from Exception Handling**

### Notes

The stack structure differs between normal mode and advanced mode.





#### 2.2.56 RTS

#### RTS (ReTurn from Subroutine)

#### **Return from Subroutine**

Operation	<b>Condition Code</b>										
$@SP+ \rightarrow PC$	I UI H U N Z V C										
Assembly-Language Format	H: Previous value remains unchanged.										
RTS	N: Previous value remains unchanged.										
	Z: Previous value remains unchanged.										
	V: Previous value remains unchanged.										
Operand Size	C: Previous value remains unchanged.										
_											

### Description


This instruction returns from a subroutine by restoring the program counter (PC) from the stack. Program execution continues from the address restored to the program counter. The PC contents at the time of execution of this instruction are lost.

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Instr	No. of States				
Mode			1st l	byte	2nd byte		3rd byte	4th byte	Normal	Advanced
_	RTS		5	4	7	0			4	5

#### Notes

The stack structure and number of states required for execution differ between normal mode and advanced mode. In normal mode, only the lower 16 bits of the program counter are restored.



#### 2.2.57 (1) SHAL (B)

### **SHAL (SHift Arithmetic Left)**

#### **Shift Arithmetic**

Or	eration
----	---------

Rd (left arithmetic shift)  $\rightarrow$  Rd

### **Condition Code**

I	UI	Η	U	N	Z	V	C
	_	_	_	1	1	<b>1</b>	1

### **Assembly-Language Format**

SHAL.B Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Receives the previous value in bit 7.

### **Operand Size**

Byte

### Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Willemonic		1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHAL.B	Rd	1	0	8	rd			1

#### **Notes**

C: Receives the previous value in bit 6.

#### 2.2.57 (2) SHAL (B)

#### **SHAL (SHift Arithmetic Left)**

#### **Shift Arithmetic**

Operation	Condition Code							
Rd (left arithmetic shift) $\rightarrow$ Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format	H: Previous value remains unchanged.							
SHAL.B #2, Rd	N: Set to 1 if the result is negative; otherwise cleared to 0.							
	Z: Set to 1 if the result is zero; otherwise							
Operand Size	cleared to 0.							
Byte	V: Set to 1 if an overflow occurs; otherwise cleared to 0.							

### **Description**

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the left. Bit 6 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



### **Available Registers**

Rd: R0L to R7L, R0H to R7H

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operand			No. of					
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	SHAL.B	#2, Rd	1	0	С	rd			1

#### **Notes**

#### 2.2.57 (3) SHAL (W)

#### **SHAL (SHift Arithmetic Left)**

#### **Shift Arithmetic**

#### Operation

Rd (left arithmetic shift)  $\rightarrow$  Rd

## UI

**Condition Code** 

#### **Assembly-Language Format**

SHAL.W Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Receives the previous value in bit 15.

### **Operand Size**

Word

### **Description**

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Operands		No. of					
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	SHAL.W	Rd	1	0	9	rd			1

#### Notes



#### 2.2.57 (4) SHAL (W)

#### **SHAL (SHift Arithmetic Left)**

#### **Shift Arithmetic**

Operation
-----------

Rd (left arithmetic shift)  $\rightarrow$  Rd

### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	_	_	1	1	<b>\$</b>	$\uparrow$

### **Assembly-Language Format**

SHAL.W #2, Rd

### H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.


C: Receives the previous value in bit 14.

### **Operand Size**

Word

### Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the left. Bit 14 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



### **Available Registers**

Rd: R0 to R7, E0 to E7

### **Operand Format and Number of States Required for Execution**

Addressing Mode	Mnemonic		No. of						
	Willelilollic	Operands	1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHAL.W	#2, Rd	1	0	D	rd			1

#### **Notes**

#### 2.2.57 (5) SHAL (L)

#### **SHAL (SHift Arithmetic Left)**

#### **Shift Arithmetic**

#### **Operation**

ERd (left arithmetic shift)  $\rightarrow$  ERd

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_		1	1	$\updownarrow$	<b>\$</b>

### **Assembly-Language Format**

SHAL.L ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Receives the previous value in bit 31.

### **Operand Size**

Longword

### Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



### **Available Registers**

ERd: ER0 to ER7

### Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			No. of					
Mode	Willelilollic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	SHAL.L	ERd	1	0	В	0 erd			1

#### **Notes**



### 2.2.57 (6) SHAL (L)

### **SHAL (SHift Arithmetic Left)**

### **Shift Arithmetic**

$\mathbf{O}$	per	oti	Λn
$\mathbf{v}$	her	au	UI

ERd (left arithmetic shift)  $\rightarrow$  ERd

# I UI H U N Z V C

# **Assembly-Language Format**

SHAL.L #2, ERd

# H: Previous value remains unchanged.

**Condition Code** 

N: Set to 1 if the result is negative; otherwise cleared to 0.

# Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Set to 1 if an overflow occurs; otherwise cleared to 0.

C: Receives the previous value in bit 30.

# **Operand Size**

Longword

# Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the left. Bit 30 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	Willemonic	Operanus	1st byte		2nd	d byte	3rd byte	4th byte	States
Register direct	SHAL.L	#2, ERd	1	0	F	0 erd			1

### **Notes**

### 2.2.58 (1) SHAR (B)

### **SHAR (SHift Arithmetic Right)**

### **Shift Arithmetic**

Rd (right arithmetic shift)  $\rightarrow$  Rd

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	1

# **Assembly-Language Format**

SHAR.B Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 0.

# **Operand Size**

Byte

# Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 7 shifts into itself. Since bit 7 remains unaltered, the sign does not change.



# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		Instruction Format					
	whemomic Operand	Operands	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHAR.B	Rd	1	1	8	rd			1



### 2.2.58 (2) SHAR (B)

# SHAR (SHift Arithmetic Right)

### **Shift Arithmetic**

Operation	<b>Condition Code</b>						
Rd (right arithmetic shift) $\rightarrow$ Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
<b>Assembly-Language Format</b>	H: Previous value remains unchanged.						
SHAR.B #2, Rd	N: Set to 1 if the result is negative; otherwise cleared to 0.						
	Z: Set to 1 if the result is zero; otherwise						
Operand Size	cleared to 0.						
•	V: Always cleared to 0.						
Byte	C: Receives the previous value in bit 1.						

# Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 7 and 6 receive the previous value of bit 7. Since bit 7 remains unaltered, the sign does not change.



# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format					
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	SHAR.B	#2, Rd	1	1	С	rd			1

### 2.2.58 (3) SHAR (W)

### SHAR (SHift Arithmetic Right)

**Shift Arithmetic** 

$\mathbf{\Omega}$		4
O	pera	ıtion

Rd (right arithmetic shift)  $\rightarrow$  Rd

# **Condition Code**

I	UI	Н	U	N	Z	V	C
	_	_	_	1	1	0	1

# **Assembly-Language Format**

SHAR.W Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 0.

# **Operand Size**

Word

# Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 15 shifts into itself. Since bit 15 remains unaltered, the sign does not change.



# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format					
Mode	Willemonic			byte	2nd byte		3rd byte	4th byte	States
Register direct	SHAR.W	Rd	1	1	9	rd			1



### 2.2.58 (4) SHAR (W)


# SHAR (SHift Arithmetic Right)

**Shift Arithmetic** 

Operation	<b>Condition Code</b>							
Rd (right arithmetic shift) $\rightarrow$ Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format	H: Previous value remains unchanged.							
SHAR.W #2, Rd	N: Set to 1 if the result is negative; otherwise cleared to 0.							
	Z: Set to 1 if the result is zero; otherwise cleared to 0.							
Operand Size	V: Always cleared to 0.							
Word	C: Receives the previous value in bit 1.							

# Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 15 and 14 receive the previous value of bit 15. Since bit 15 remains unaltered, the sign does not change.



# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	Willemonic	Operanus	1st byte		2nd	byte	3rd byte	4th byte	States
Register direct	SHAR.W	#2, Rd	1	1	D	rd			1

# 2.2.58 (5) SHAR (L)

# SHAR (SHift Arithmetic Right)

### **Shift Arithmetic**

Operation
-----------

ERd (right arithmetic shift)  $\rightarrow$  ERd

Condition	Code

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	1

# **Assembly-Language Format**

SHAR.L ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in bit 0.

# **Operand Size**

Longword

# Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 31 shifts into itself. Since bit 31 remains unaltered, the sign does not change.



# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	No. of			
Mode	Willemonic	Operands	1st byte		2nd	d byte	3rd byte	4th byte	States
Register direct	SHAR.L	ERd	1	1	В	0 erd			1



### 2.2.58 (6) SHAR (L)

# SHAR (SHift Arithmetic Right)

### **Shift Arithmetic**

Operation	<b>Condition Code</b>					
ERd (right arithmetic shift) $\rightarrow$ ERd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					
Assembly-Language Format	H: Previous value remains unchanged.					
SHAR.L #2, ERd	N: Set to 1 if the result is negative; otherwise cleared to 0.					
	Z: Set to 1 if the result is zero; otherwise					
Operand Size	cleared to 0.					
Longword	V: Always cleared to 0.					
Longword	C: Receives the previous value in bit 1.					

# Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 31 and 30 receive the previous value of bit 31. Since bit 31 remains unaltered, the sign does not change.



# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	No. of			
Mode	Willemonic	Operanus	1st byte		2nc	l byte	3rd byte	4th byte	States
Register direct	SHAR.L	#2, ERd	1	1	F	0 erd			1

### 2.2.59 (1) SHLL (B)

### SHLL (SHift Logical Left)

**Shift Logical** 

$\mathbf{\Omega}$	per	a4;	^n
$\mathbf{v}$	her	au	UH

Rd (left logical shift)  $\rightarrow Rd$ 

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_		1	1	0	1

# **Assembly-Language Format**

SHLL.B Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Receives the previous value in bit 7.

# **Operand Size**

Byte

# Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	1st byte		Ins	No. of			
Mode	Willemonic	Operands			2nd byte		3rd byte	4th byte	States
Register direct	SHLL.B	Rd	1	0	0	rd			1

### **Notes**



# 2.2.59 (2) SHLL (B)

# SHLL (SHift Logical Left)

**Shift Logical** 

Operation	<b>Condition Code</b>						
Rd (left logical shift) $\rightarrow$ Rd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Assembly-Language Format	H: Previous value remains unchanged.						
SHLL.B #2, Rd	N: Set to 1 if the result is negative; otherwise cleared to 0.						
	Z: Set to 1 if the result is zero; otherwise						
Operand Size	cleared to 0.						
•	V: Always cleared to 0.						
Byte	C: Receives the previous value in bit 6.						

# **Description**

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the left. Bit 6 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	1st byte		Ins	No. of			
Mode	Willemonic	Operanus			2nd byte		3rd byte	4th byte	States
Register direct	SHLL.B	#2, Rd	1	0	4	rd			1

### **Notes**

### 2.2.59 (3) SHLL (W)

### SHLL (SHift Logical Left)

**Shift Logical** 

<b>Operation</b>
------------------

Rd (left logical shift)  $\rightarrow Rd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	1	0	1

# **Assembly-Language Format**

SHLL.W Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Receives the previous value in bit 15.

# **Operand Size**

Word

# Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Willelilollic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	SHLL.W	Rd	1	0	1	rd			1

### **Notes**



C: Receives the previous value in bit 14.

### 2.2.59 (4) SHLL (W)

# SHLL (SHift Logical Left)

**Shift Logical** 

Operation	Condition Code								
$Rd$ (left logical shift) $\rightarrow Rd$	I UI H U N Z V C								
Assembly-Language Format	H: Previous value remains unchanged.								
SHLL.W #2, Rd	N: Set to 1 if the result is negative; otherwise cleared to 0.								
	Z: Set to 1 if the result is zero; otherwise								
Operand Size	cleared to 0.  V: Always cleared to 0.								

# **Description**

Word

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the left. Bit 14 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic Operands -			Instruction Format						
	Willelilollic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States	
Register direct	SHLL.W	#2, Rd	1	0	5	rd			1	

### **Notes**

### 2.2.59 (5) SHLL (L)

### SHLL (SHift Logical Left)

**Shift Logical** 

ERd (left logical shift) → ERd

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_		1	1	0	1

# **Assembly-Language Format**

SHLL.L ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Receives the previous value in bit 31.

# **Operand Size**

Longword

# Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			Instruction Format						
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte States		
Register direct	SHLL.L	ERd	1	0	3	0 erd			1	

### **Notes**



# 2.2.59 (6) SHLL (L)

# $SHLL\ (SHift\ Logical\ Left)$

**Shift Logical** 

Operation	Condition Code						
ERd (left logical shift) $\rightarrow$ ERd	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Assembly-Language Format	H: Previous value remains unchanged.						
SHLL.L #2, ERd	N: Set to 1 if the result is negative; otherwise cleared to 0.						
	Z: Set to 1 if the result is zero; otherwise						
Operand Size	cleared to 0.						
•	V: Always cleared to 0.						
Longword	C: Receives the previous value in bit 30.						

# Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the left. Bit 30 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic Operands			Instruction Format						
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States	
Register direct	SHLL.L	#2, ERd	1	0	7	0 erd			1	

### **Notes**

### 2.2.60 (1) SHLR (B)

### SHLR (SHift Logical Right)

**Shift Logical** 

<b>Operatio</b>	n
Operano	

Rd (right logical shift)  $\rightarrow Rd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	0	1	0	1

# **Assembly-Language Format**

SHLR.B Rd

H: Previous value remains unchanged.

N: Always cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0

V: Always cleared to 0.

C: Receives the previous value in bit 0.

# **Operand Size**

Byte

# Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 7) is cleared to 0.



# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Willelilollic	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.B	Rd	1	1	0	rd			1



### 2.2.60 (2) SHLR (B)

# SHLR (SHift Logical Right)

**Shift Logical** 

$\sim$		
( )	ner	ation

Rd (right logical shift)  $\rightarrow$  Rd

I	UI	Н	U	N	Z	V	C
				Λ	1	Λ	<b>1</b>

# **Assembly-Language Format**

SHLR.B #2, Rd

H: Previous value remains unchanged.

N: Always cleared to 0.

**Condition Code** 

Z: Set to 1 if the result is zero; otherwise cleared to 0

V: Always cleared to 0.

C: Receives the previous value in bit 1.

# **Operand Size**

Byte

# Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 7 and 6 are cleared to 0.



# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of					
Mode	Willelilollic		1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.B	#2, Rd	1	1	4	rd			1

### 2.2.60 (3) SHLR (W)

# SHLR (SHift Logical Right)

**Shift Logical** 

# Operation

Rd (right logical shift)  $\rightarrow Rd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	0	1	0	1

# **Assembly-Language Format**

SHLR.W Rd

H: Previous value remains unchanged.

N: Always cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0

V: Always cleared to 0.

C: Receives the previous value in bit 0.

# **Operand Size**

Word

# Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 15) is cleared to 0.



# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	Willelilollic		1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.W	Rd	1	1	1	rd			1



### 2.2.60 (4) SHLR (W)

# SHLR (SHift Logical Right)

**Shift Logical** 

$\sim$			
( )i	per	•atı	Λn
$\mathbf{\mathcal{I}}$	$\mathbf{p}_{\mathbf{v}_{\mathbf{I}}}$	au	

Rd (right logical shift)  $\rightarrow$  Rd

	ī	Ш	Н	U	N	Z	V	C
- 1					- 1			_

### **Assembly-Language Format**

SHLR.W #2.Rd

H: Previous value remains unchanged.

N: Always cleared to 0.

**Condition Code** 

Z: Set to 1 if the result is zero; otherwise cleared to 0

V: Always cleared to 0.

C: Receives the previous value in bit 1.

# **Operand Size**

Word

# Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 15 and 14 are cleared to 0.



# **Available Registers**

Rd: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	Willelilollic		1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.W	#2, Rd	1	1	5	rd			1

### 2.2.60 (5) SHLR (L)

# SHLR (SHift Logical Right)

**Shift Logical** 

# Operation

ERd (right logical shift)  $\rightarrow ERd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	0	1	0	1

# **Assembly-Language Format**

SHLR.L ERd

H: Previous value remains unchanged.

N: Always cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0

V: Always cleared to 0.

C: Receives the previous value in bit 0.

# **Operand Size**

Longword

# Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the right. The least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 31) is cleared to 0.



# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands	Instruction Format						No. of
Mode	Willelilollic		1st	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SHLR.L	ERd	1	1	3	0 erd			1



### 2.2.60 (6) SHLR (L)

# SHLR (SHift Logical Right)

**Shift Logical** 

Operation	O	peration
-----------	---	----------

ERd (right logical shift)  $\rightarrow$  ERd

T	TIT	LI	TT	NT	7	,

I	UI	Η	U	N	Z	V	C
_	_	_	_	0	<b>\$</b>	0	$\leftrightarrow$

# **Assembly-Language Format**

SHLR.L #2, ERd

H: Previous value remains unchanged.

N: Always cleared to 0.

**Condition Code** 

Z: Set to 1 if the result is zero; otherwise cleared to 0

V: Always cleared to 0.


C: Receives the previous value in bit 1.

# **Operand Size**

Longword

# Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 31 and 30 are cleared to 0.



# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	structio	n Format		No. of
Mode	Willemonic	Operanus	1st l	byte	2nd	d byte	3rd byte	4th byte	States
Register direct	SHLR.L	#2, ERd	1	1	7	0 erd			1

### 2.2.61 SLEEP

### SLEEP (SLEEP)

### Power-Down Mode

<b>Operatio</b>	n
Operano	

Program execution state  $\rightarrow$  power-down mode

# I III II II N

Condition Code

I UI H U N Z V C

# **Assembly-Language Format**

SLEEP

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

# **Operand Size**

Description

When the SLEEP instruction is executed, the CPU enters a power-down mode. Its internal state remains unchanged, but the CPU stops executing instructions and waits for an exception-handling request. When it receives an exception-handling request, the CPU exits the power-down mode and begins the exception-handling sequence. Interrupt requests other than NMI cannot end the power-down mode if they are masked in the CPU.

# **Available Registers**

Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction	n Format		No. of
Mode	Willelilollic	Operanus	1st byte	2nd byte	3rd byte	4th byte	States
_	SLEEP		0 1	8 0			2

### **Notes**

For information about power-down modes, see the relevant microcontroller hardware manual.

### 2.2.62(1) STC (B)

# **STC (STore from Control register)**

Store CCR

# **Operation**

 $CCR \rightarrow Rd$ 

# **Condition Code**

UI

### **Assembly-Language Format**

STC.B CCR, Rd

H: Previous value remains unchanged.

N: Previous value remains unchanged. Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

# **Operand Size**

Byte

# **Description**

This instruction copies the CCR contents to an 8-bit register Rd.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	Willemonic	Operands	1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	STC.B	CCR, Rd	0	2	0	rd			1

2.2.62 (2) STC (B)

# **STC (STore from Control register)**

**Store EXR** 

# **Operation**

 $EXR \rightarrow Rd$ 

UI

# **Assembly-Language Format**

STC.B EXR, Rd

H: Previous value remains unchanged. N: Previous value remains unchanged.

**Condition Code** 

Z: Previous value remains unchanged. V: Previous value remains unchanged. C: Previous value remains unchanged.

# **Operand Size**

Byte

# **Description**

This instruction copies the EXR contents to an 8-bit register Rd.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	Willemonic	Operands	1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	STC.B	EXR, Rd	0	2	1	rd			1

2.2.62 (3) STC (W)

# **STC (STore from Control register)**

Store CCR

Oı	peration

 $CCR \rightarrow (EAd)$ 

I	UI	Н	U	N	Z	V	C
_	_	_	_	_	_	_	-

# **Assembly-Language Format**

STC.W CCR, <EAd>

H: Previous value remains unchanged.

N: Previous value remains unchanged. Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

# **Operand Size**

Word

# **Description**

This instruction copies the CCR contents to a destination location. Although CCR is a byte register, the destination operand is a word operand. The CCR contents are stored at the even address. Undetermined data is stored at the odd address.

# **Available Registers**

ERd: ER0 to ER7

STC (STore from Control register)

# Operand Format and Number of States Required for Execution

Addressing											Instruction Format	n Format					No. of
Mode	MINEMONIC	Operands	1st b	1st byte	2nd byte		3rd by	yte	3rd byte 4th byte	yte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte States	States
Register indirect	STC.W	CCR, @ERd	0	-	4	0	9	6	- erd	0							е
Register indirect with	STC.W	CCR, @(d:16, ERd)	0	-	4	0	9	щ	1 erd 0	0	ਰ	dsip					4
displace- ment	STC.W	CCR, @(d:32, ERd) 0	0	-	4	0	7	8	o erd	0	9 9	0		j <del>'</del> <del>ö</del>	disp		9
Register indirect with predecrement	STC.W	CCR, @-ERd	0	-	4	0	9	0	1 erd	0							4
Absolute	STC.W	CCR, @aa:16	0	-	4	0	9	ш		0	Ø	abs					4
address	STC.W	CCR, @aa:32	0	-	4	0	9	В	∢	0		a l	abs				5

10402

2.2.62 (4) STC (W)

# STC (STore from Control register)

Store EXR

Oı	peration

 $EXR \rightarrow (EAd)$ 

(	Con	diti	on (	Cod	e

I	UI	Н	U	N	Z	V	C
_	_		_	_	_	_	-

# **Assembly-Language Format**

STC.W EXR, <EAd>

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.C: Previous value remains unchanged.

# **Operand Size**

Word

# **Description**

This instruction copies the EXR contents to a destination location. Although EXR is a byte register, the destination operand is a word operand. The EXR contents are stored at the even address. Undetermined data is stored at the odd address.

# **Available Registers**

ERd: ER0 to ER7

# STC (STore from Control register)

# Operand Format and Number of States Required for Execution

Addressing										_	Instruction Format	n Format					No. of
Mode	мпетопіс	Operands	1st byte		2nd byte 3rd byte	ıte	3rd by		4th byte		5th byte	6th byte	6th byte 7th byte	8th byte		9th byte 10th byte States	States
Register indirect	STC.W	EXR, @ERd	0	-	4	-	9	0	1 erd 0	0							ю
Register indirect with	STC.W	EXR, @(d:16, ERd)	0	1	4	1	9	F 1	1 erd 0	0	ijβ	disp					4
displace- ment	STC.W	EXR, @(d:32, ERd)	0	-	4	-	7	8	0 erd 0		9 9	0 V		Б	disp		9
Register indirect with pre- decrement	STC.W	EXR, @-ERd	0	-	4	-	9		1 erd	0							4
Absolute	STC.W	EXR, @aa:16	0	-	4	-	9	В		0	al	abs					4
address	STC.W	EXR, @aa:32	0	_	4	_	9	В	∢	0		ש	abs				2

Motor

### 2.2.63 STM

# **STM (STore from Multiple registers)**

### Store Data on Stack

### Operation

ERn (register list)  $\rightarrow$  @-SP

### **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_		_	_	_	_	_

### **Assembly-Language Format**

STM.L <register list>, @-SP

- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

### **Operand Size**

Longword

### **Description**

This instruction saves a group of registers specified by a register list onto the stack. The registers are saved in ascending order of register number.

Two, three, or four registers can be saved by one STM instruction. The following ranges can be specified in the register list.

Two registers: ER0–ER1, ER2–ER3, ER4–ER5, or ER6–ER7

Three registers: ER0–ER2 or ER4–ER6 Four registers: ER0–ER3 or ER4–ER7

# **Available Registers**

ERn: ER0 to ER7

# **STM (STore from Multiple registers)**

### **Store Data on Stack**

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Onerende			I	nstructio	n Forma	t			No. of
Mode	winemonic	Operands	1st l	byte	2nd	byte	3rd	byte	4tl	n byte	States
_	STM.L	(ERn-ERn+1), @-SP	0	1	1	0	6	D	F	0 ern	7
_	STM.L	(ERn–ERn+2), @–SP	0	1	2	0	6	D	F	0 ern	9
_	STM.L	(ERn-ERn+3), @-SP	0	1	3	0	6	D	F	0 ern	11

### **Notes**

When ER7 is saved, the value after effective address calculation (after ER7 is decremented by 4) is saved on the stack.

### 2.2.64 STMAC

### STMAC (STore from MAC register)

### Store Data from MAC Register

### Operation

 $MACH \rightarrow ERd$ 

or

 $MACL \rightarrow ERd$ 

### **Assembly-Language Format**

STMAC MAC register, ERd

### **Operand Size**

Longword

### **Condition Code**

I	UI	Η	U	N	Z	V	C
				\$	\$	\$*	

- H: Previous value remains unchanged.
- N: Set to 1 if a MAC instruction resulted in a negative MAC register value; otherwise cleared to 0
- Z: Set to 1 if a MAC instruction resulted in a zero MAC register value; otherwise cleared to 0.
- V: Set to 1 if a MAC instruction resulted in an overflow; otherwise cleared to 0.
- C: Previous value remains unchanged.

Note: \* Execution of this instruction copies the N, Z, and V flag values from the multiplier to the condition-code register (CCR). If the STMAC instruction is executed after a CLRMAC or LDMAC instruction with no intervening MAC instruction, the V flag will be 0 and the N and Z flags will have undetermined values.

# **Description**

This instruction moves the contents of a multiply-accumulate register (MACH or MACL) to a general register. If the transfer is from MACH, the upper 22 bits transferred to the general register are a sign extension.

This instruction is supported by the  $H8S/2600\ CPU$  only.

# **Available Registers**

ERd: ER0 to ER7

# STMAC (STore from MAC register)

### Store Data from MAC Register

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			In	stru	ctio	n Format		No. of
Mode	Willellionic	Operanus	1st l	byte	2nd	d byt	te	3rd byte	4th byte	States
Register direct	STMAC	MACH, ERd	0	2	2	0 (	erd			1*
Register direct	STMAC	MACL, ERd	0	2	3	0 (	erd			1*

Note: \* A maximum of three additional states are required for execution of this instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.



### 2.2.65 (1) SUB (B)

# **SUB** (**SUBtract** binary)

# **Subtract Binary**

Operation	<b>Condition Code</b>
$Rd - Rs \rightarrow Rd$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Assembly-Language Format SUB.B Rs, Rd	<ul><li>H: Set to 1 if there is a borrow at bit 3; otherwise cleared to 0.</li><li>N: Set to 1 if the result is negative; otherwise cleared to 0.</li></ul>
Operand Size Byte	<ul> <li>Z: Set to 1 if the result is zero; otherwise cleared to 0.</li> <li>V: Set to 1 if an overflow occurs; otherwise cleared to 0.</li> <li>C: Set to 1 if there is a borrow at bit 7;</li> </ul>

# **Description**

This instruction subtracts the contents of an 8-bit register Rs (source operand) from the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

otherwise cleared to 0.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	Willemonic	Operands	1st l	byte	2nd	byte	3rd byte	4th byte	States
Register direct	SUB.B	Rs, Rd	1	8	rs	rd			1

### **SUB** (SUBtract binary)

**Subtract Binary** 

### **Notes**

The SUB.B instruction can operate only on general registers. Immediate data can be subtracted from general register contents by using the SUBX instruction. Before executing SUBX #xx:8, Rd, first set the Z flag to 1 and clear the C flag to 0. The following coding examples can also be used to subtract nonzero immediate data #IMM.

(1) ORC #H'05,CCR
 SUBX #(IMM-1),Rd
(2) ADD #(0-IMM),Rd
 XORC #H'01,CCR

### 2.2.65 (2) SUB (W)

# **SUB (SUBtract binary)**

**Subtract Binary** 

 $Rd - (EAs) \rightarrow Rd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	1	_	1	<b>\( \)</b>	<b>\$</b>	<b>\_</b>

### **Assembly-Language Format**

SUB.W <EAs>, Rd

- H: Set to 1 if there is a borrow at bit 11; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 15; otherwise cleared to 0.

# **Operand Size**

Word

# **Description**

This instruction subtracts a source operand from the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

# **Available Registers**

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

# **Operand Format and Number of States Required for Execution**

Addressing	Mnemonic	Operands			Ins	tructio	n Format		No. of
Mode	Willemonic	Operanus	1st l	byte	2nd	byte	3rd byte	4th byte	States
Immediate	SUB.W	#xx:16, Rd	7	9	3	rd	IIV	İM	2
Register direct	SUB.W	Rs, Rd	1	9	rs	rd			1

### 2.2.65 (3) SUB (L)

### **SUB (SUBtract binary)**

**Subtract Binary** 

# Operation

 $ERd - (EAs) \rightarrow ERd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	<b>\</b>	_	1	<b>\</b>	<b>\$</b>	1

### **Assembly-Language Format**

SUB.L <EAs>, ERd

- H: Set to 1 if there is a borrow at bit 27; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 31; otherwise cleared to 0.

# **Operand Size**

Longword

# **Description**

This instruction subtracts a source operand from the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

# **Available Registers**

ERd: ER0 to ER7 ERs: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format									
			1st	byte	2nd	byte	3rd byte	4th byte	5th byte	6th byte	States	
Immediate	SUB.L	#xx:32, ERd	7	Α	3	0 erd		IM	1M		3	
Register direct	SUB.L	ERs, ERd	1	Α	1 ers	0 erd					1	



### 2.2.66 SUBS

### **SUBS (SUBtract with Sign extension)**

### **Subtract Binary Address Data**

### Operation

 $Rd - 1 \rightarrow ERd$ 

 $Rd - 2 \rightarrow ERd$ 

 $Rd - 4 \rightarrow ERd$ 

# Assembly-Language Format

SUBS #1, ERd

SUBS #2, ERd

SUBS #4, ERd

# **Operand Size**

Longword

### **Condition Code**

I UI H U N Z V C

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

# **Description**

This instruction subtracts the immediate value 1, 2, or 4 from the contents of a 32-bit register ERd (destination operand). Unlike the SUB instruction, it does not affect the condition-code flags.

# **Available Registers**

ERd: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of						
	Willelilollic	Operanus	1st byte		2nd byte		/te	3rd byte	4th byte	States
Register direct	SUBS	#1, ERd	1	В	0	0	erd			1
Register direct	SUBS	#2, ERd	1	В	8	0	erd			1
Register direct	SUBS	#4, ERd	1	В	9	0	erd			1

### 2.2.67 SUBX

# SUBX (SUBtract with eXtend carry)

### **Subtract with Borrow**

### **Operation**

 $Rd - (EAs) - C \rightarrow Rd$ 

### **Condition Code**

I	UI	Η	U	N	Z	V	C
_	_	<b>\</b>	_	1	<b>\</b>	<b>\$</b>	<b>1</b>

### **Assembly-Language Format**

SUBX <EAs>, Rd

- H: Set to 1 if there is a borrow at bit 3; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Previous value remains unchanged when the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0.

# **Operand Size**

Byte

# Description

This instruction subtracts the source operand and carry flag from the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands		No. of					
	Willelilollic	Operands	1st byte		2nd byte		3rd byte	4th byte	States
Immediate	SUBX	#xx:8, Rd	В	rd	IMM				1
Register direct	SUBX	Rs, Rd	1	Е	rs	rd			1

### 2.2.68 TAS

### TAS (Test And Set)

**Test and Set** 

O	peration
$\mathbf{v}$	per across

@ERd  $- 0 \rightarrow \text{set/clear CCR}$ 1  $\rightarrow$  (<br/>bit 7> of @ERd)

# Condition Code

 I
 UI
 H
 U
 N
 Z
 V
 C

 —
 —
 —
 —
 ↓
 ↓
 0
 —

# **Assembly-Language Format**

TAS @ERd

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

# **Operand Size**

Byte

# **Description**

This instruction tests a memory operand by comparing it with zero, and sets the condition-code register according to the result. Then it sets the most significant bit (bit 7) of the operand to 1.

# **Available Registers**

ERd: ER0, ER1, ER4, ER5

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		No. of							
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte		4th byte		States
Register indirect	TAS	@ERd	0	1	Е	0	7	В	0 erd	С	4

### 2.2.69 TRAPA

# TRAPA (TRAP Always)

# Trap Unconditionally

# Operation

When EXR is invalid

 $PC \rightarrow @-SP$ 

 $CCR \rightarrow @-SP$ 

<Vector $> \rightarrow PC$ 

When EXR is valid

 $PC \rightarrow @-SP$ 

 $CCR \rightarrow @-SP$ 

 $EXR \rightarrow @-SP$ 

<Vector $> \rightarrow PC$ 

# **Assembly-Language Format**

TRAPA #x:2

**Operand Size** 

**Condition Code** 

UI

Always set to 1.

UI: See note.

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged. V: Previous value remains unchanged.

C: Previous value remains unchanged.

Note: \* The UI bit is set to 1 when used as an interrupt mask bit, but retains its previous value when used as a user bit. For details, see the relevant microcontroller hardware manual.

# **Description**

This instruction pushes the program counter (PC) and condition-code register (CCR) onto the stack, then sets the I bit to 1. If the extended control register (EXR) is valid, EXR is also saved onto the stack, but bits I2 to I0 are not modified. Next execution branches to a new address given by the contents of the vector address corresponding to the specified vector number. The PC value pushed onto the stack is the starting address of the next instruction after the TRAPA instruction.

#x	Vector Address								
#X	Normal Mode	Advanced Mode							
0	H'0010 to H'0011	H'000020 to H'000023							
1	H'0012 to H'0013	H'000024 to H'000027							
2	H'0014 to H'0015	H'000028 to H'00002B							
3	H'0016 to H'0017	H'00002C to H'00002F							

# TRAPA (TRAP Always)

# **Trap Unconditionally**

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operanda			Inst	tructio	n Format		No. of
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States
Register direct	TRAPA	#x:2	5	7	00 MM	0			7*

Note: \* Eight states when EXR is valid.

### Notes

The stack and vector structure differ between normal mode and advanced mode, and depending on whether EXR is valid or invalid.

# 2.2.70 (1) XOR (B)

# **XOR** (eXclusive OR logical)

### **Exclusive Logical OR**

# Operation

 $Rd \oplus (EAs) \rightarrow Rd$ 

# **Condition Code**

I	UI	Н	U	N	Z	V	C
_	_	_	_	1	<b>\$</b>	0	_

### **Assembly-Language Format**

XOR.B <EAs>, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Byte

# **Description**

This instruction exclusively ORs the source operand with the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

# **Available Registers**

Rd: R0L to R7L, R0H to R7H Rs: R0L to R7L, R0H to R7H

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							
Mode	Willemonic	Operands	1st byte		2nd byte		3rd byte	4th byte	States		
Immediate	XOR.B	#xx:8, Rd	D	rd	IMM				1		
Register direct	XOR.B	Rs, Rd	1	5	rs	rd			1		

# 2.2.70 (2) XOR (W)

# **XOR** (eXclusive OR logical)

### **Exclusive Logical OR**

### **Operation**

 $Rd \oplus (EAs) \rightarrow Rd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
				1	1	0	

### **Assembly-Language Format**

XOR.W <EAs>, Rd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

### **Operand Size**

Word

# Description

This instruction exclusively ORs the source operand with the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

# **Available Registers**

Rd: R0 to R7, E0 to E7 Rs: R0 to R7, E0 to E7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands		Instruction Format							
Mode	Willemonic	Operanus	1st byte		2nd byte		3rd byte	4th byte	States		
Immediate	XOR.W	#xx:16, Rd	7	9	5	rd	IMM		2		
Register direct	XOR.W	Rs, Rd	6	5	rs	rd			1		

# 2.2.70 (3) XOR (L)

# **XOR** (eXclusive OR logical)

**Exclusive Logical OR** 

# Operation

 $ERd \oplus (EAs) \rightarrow ERd$ 

# **Condition Code**

I	UI	Η	U	N	Z	V	C
			_	<b>1</b>	1	0	

### **Assembly-Language Format**

XOR.L <EAs>. ERd

H: Previous value remains unchanged.

N: Set to 1 if the result is negative; otherwise cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

# **Operand Size**

Longword

# **Description**

This instruction exclusively ORs the source operand with the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

# **Available Registers**

ERd: ER0 to ER7 ERs: ER0 to ER7

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands					Inst	ructio	on Format			No. of
Mode	Winemonic	Operanus	1st byte		2nd byte		3rd	d byte 4th byte		5th byte	6th byte	States
Immediate	XOR.L	#xx:32, ERd	7	Α	5	0 erd			IN	1M		3
Register direct	XOR.L	ERs, ERd	0	1	F	0	6	5	0 ers 0 erd			2



### 2.2.71 (1) XORC

# **XORC** (eXclusive OR Control register)

# **Exclusive Logical OR with CCR**

Operation	<b>Condition Code</b>							
$CCR \oplus \#IMM \to CCR$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Assembly-Language Format XORC #xx:8, CCR	I: Stores the corresponding bit of the result. UI: Stores the corresponding bit of the result. H: Stores the corresponding bit of the result. U: Stores the corresponding bit of the result. N: Stores the corresponding bit of the result.							
Operand Size Byte	<ul><li>Z: Stores the corresponding bit of the result.</li><li>V: Stores the corresponding bit of the result.</li><li>C: Stores the corresponding bit of the result.</li></ul>							

# **Description**

This instruction exclusively ORs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic		No. of					
Mode	Willelilollic	Operands	1st byte		2nd byte	3rd byte	4th byte	States
Immediate	XORC	#xx:8, CCR	0	5	IMM			1

# 2.2.71 (2) XORC

# **XORC** (eXclusive OR Control register)

# **Exclusive Logical OR with EXR**

### **Operation**

 $EXR \oplus \#IMM \rightarrow EXR$ 

### **Condition Code**

I UI H U N Z V C

### **Assembly-Language Format**

XORC #xx:8, EXR

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.V: Previous value remains unchanged.

C: Previous value remains unchanged.

### **Operand Size**

Byte

# **Description**

This instruction exclusively ORs the contents of the extended control register (EXR) with immediate data and stores the result in the extended control register. No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

# Operand Format and Number of States Required for Execution

Addressing	Mnemonic	Operands			Ins	tructio	n Forn	nat		No. of
Mode	Willemonic	Operands	1st l	byte	2nd	byte	3rd	byte	4th byte	States
Immediate	XORC	#xx:8, EXR	0	1	4	1	0	5	IMM	2

### **Notes**

Rev. 4.00 Feb 24, 2006 page 246 of 322

# 2.3 Instruction Set

**Table 2.1** Instruction Set

#xx:8→Rd8   Rs8→Rd8   @ERs→Rd8   @(GERs→Rd8   @(d:32,ERs)→Rd8   @ERs→Rd8 ERs32+1→ERs32   @aas8→Rd8 ERs32+1→ERs32   @aas8→Rd8 ERs32+1→ERs32
#xx:8->Rd8 Rs8->Rd8 @ERs->Rd8 @G116_ERs @G13_ERs @G13_ERs @G15_ERs
2
2 2
2
0 000000

(1) Data Transfer Instructions

Condition Code   Code			Addr	essing.	3 Mode	and In	structi	Addressing Mode and Instruction Length (Bytes)	gth (By	/tes)							2	Γ,
Comparation   Comparation	<u>.</u>						+u <sub>2</sub> =				6	J	Sondi	tion	Code		No. o States	F.*.
BE         GE         BE         GE         BE         GE         BE         GE         BE         GE         A         C         C         A           4         GE         BE         FES32→FRG32         —         —         ↑ <th>əzicə</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>1@/u&gt;</th> <th>(Da</th> <th></th> <th></th> <th>Operation</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>ls.</th> <th>pəɔu</th>	əzicə						1@/u>	(Da			Operation						ls.	pəɔu
#xx:32→ERd32	xx#	XX#								_		-			_	ပ	Morm	івурА
4         ER\$32→ER\$432         + + + + + + + + + + + + + + + + + +	9	9	L			$\vdash$					#xx:32→ERd32	H	⊢	⊢	-	Ī	က	
6 GERS→ERG32	_		L	2							ERs32→ERd32	_	_	$\vdash$		T	-	
6 6	7				4						@ERs→ERd32	i	<b>↔</b>			Ι	4	
10 4 6 (d:32,ERs)→ERd32	_					9					@(d:16,ERs)→ERd32	-	<u> </u>	$\vdash$	$\vdash$	I	5	
4         6         ©ERS→ERG32,ERS32+4→©ERS32         -         ↑         ↑         ↑         0         -           8         ©aa:32→ERG32         -         ↑         ↑         ↑         0         -           10         B         ERS32→ERG32         -         ↑         ↑         0         -           10         ERS32→©(d:GERd)         -         ↑         ↑         ↑         0         -           10         ERS32→©(d:GERd)         -         + <t< td=""><td>7</td><td></td><td></td><td></td><td></td><td>0</td><td></td><td></td><td></td><td></td><td>@(d:32,ERs)→ERd32</td><td>Ī</td><td><b>↔</b></td><td></td><td></td><td>Ι</td><td>7</td><td></td></t<>	7					0					@(d:32,ERs)→ERd32	Ī	<b>↔</b>			Ι	7	
6 6 6 6 aa:16→ERd32	_						4				@ERs→ERd32,ERs32+4→@ERs32	-				Ι	2	
6 B B B B B B B B B B B B B B B B B B B	٦						9				@aa:16→ERd32			_	_	I	2	
6         ER\$32→@ERd         - 0	7						8	_			@aa:32→ERd32		_	_	_	Ι	9	
4         ERS32→@(d:16,ERd)         -         ↑         ↑         0         -           4         ERS32→@(d:32,ERd)         -         ↑         ↑         0         -           6         ERS32→@a:32+0@eRd         -         ↑         ↑         0         -           8         ERS32→@a:32         -         ↑         ↑         0         -           9         ERS32→@a:33         -         -         ↑         0         -           1         Q         ERS32→@a:32         -         -         ↑         0         -           1         Q         ERS22→@a:32         -         -         ↑         0         -           2         Q         ERS22→Qa:33         -         -         ↑         0         -           3         D         -         ↑         ↑         ↑         0         -           4         Q         SP-2xPRn32xP4→SP         -         ↑         ↑         ↑         0         -           4         Q         SP-2xPRn32xP4→SP         Repeated for         -         ↑         ↑         0         -           4         Q         Q         -<					4						ERs32→@ERd	_	_	_	_	I	4	
4         ER832→@(d:32,ERd)         ↑ ↑ ↑ 0 ↑           6         ER832→@a:4-ER432,ER832→@ERd         ↑ ↑ ↑ 0 ↑           8         ER832→@a:32         ↑ ↑ ↑ 0 ↑           8         ER832→@a:32         ↑ ↑ ↑ 0 ↑ ↑ 0 ↑           1         2         @SP-RN16,SP42→SP         ↑ ↑ ↑ 0 ↑ ↑ 0 ↑           2         2         SP-2-SRR16,SP43-SP         ↑ ↑ ↑ 0 ↑ ↑ 0 ↑           3         2         SP-2-SRR16→@SP         ↑ ↑ ↑ 0 ↑ ↑ 0 ↑           4         (@SP->ER032->@SP         ↑ ↑ ↑ 0 ↑ ↑ ↑ 0 ↑           4         (@SP->ER032->@SP) Repeated for ↑ ↑ ↑ ↑ 0 ↑ · ↑ ↑ 0 ↑           4         (SP-4-SP:RN32->@SP) Repeated for ↑ ↑ ↑ ↑ 0 ↑ · ↑ ↑ 0 ↑           4         (SP-4-SP:ER032->@SP) Repeated for ↑ ↑ ↑ ↑ 0 ↑ · ↑ ↑ ↑ 0 ↑           4         (SP-4-SP:ER032->@SP) Repeated for ↑ ↑ ↑ ↑ ↑ 0 ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑						9					ERs32→@(d:16,ERd)					Ι	2	
6         ERA32-4-FRA32,ERS32-9@ERd          ↑         ↑         0            8         ERS32-9@aa:16          ↑         ↑         0            8         ERS32-9@aa:16          ↑         ↑         0            8         ERS32-9@aa:16          ↑         ↑         0            9         ERS32-9@aa:16          ↑         ↑         0            1         QSP-FRN16-SP4-SP          ↑         ↑         0            2         SP-2-SPR116-ØSP          ↑         ↑         0            4         SP-4-SPER032-SP4-SP) Repeated for         ↑         ↑         0            4         (SP-4-SPER032-SP4-SP) Repeated for          ↑         ↑         0            4         (SP-4-SPER032-SP4-SP) Repeated for          ↑         1          1          1					,-	0					ERs32→@(d:32,ERd)					Ι	7	
ER\$32→@aa:16						_	4				ERd32–4→ERd32,ERs32→@ERd					I	2	
ER\$32→@aa:32       -       -       ↑       ↑       0       -         2       @SP→Rn16,SP+2→SP       -       ↑       ↑       0       -         4       @SP→ER132,SP+4→SP       -       ↑       ↑       0       -         2       SP-2→SPR16→@SP       -       ↑       ↑       0       -         4       SP-4→SP,ER132,A94→SP) Repeated for add register restored       -       -       ↑       ↑       0       -         4       (SP-4-SP,ER132,A4+3-P) Repeated for add register restored       -<							9				ERs32→@aa:16					I	5	
2 @SP→Rn16,SP+2→SP	٦						8				ERs32→@aa:32	-	_		_	Τ	9	
4       @SP→ERn32,SP+4→SP       -       ↑       ↑       0       -         2       SP-2→SP,Rn16→@SP       -       ↑       ↑       0       -         4       SP-4→SP,ERn32→@SP       -       ↑       ↑       0       -         a-ad hegister restored       4       (SP-4-SP) Repeated for -       -       -       -       -       -       -         a-ad hegister restored       4       (SP-4-SP) Repeated for -       -	W									2	@SP→Rn16,SP+2→SP	-	_	_	_	Τ	3	
2 SP-2→SPRn16→@SP	٦									4	@SP→ERn32,SP+4→SP		_		_	Ι	5	
4 SP-4-SPERn32-08SP	W									2	SP-2→SP,Rn16→@SP	_		_		Ι	3	
4 (@SP→ERn32,SP+4→SP) Repeated for — — — — — — — — — — — — — — — — — — —	٦									4	SP-4→SP,ERn32→@SP	-			_	Ι	2	
4 (SP-4→SP,ERn32→@SP) Repeated for — — — — — — — — — — — — — — — — — — —	_									4	(@SP→ERn32,SP+4→SP) Repeated for each register restored	<u> </u>			_	1	7/9/11	\$
@aa.16→Rd (synchronized with E clock)         —         ↑         ↑         0         —           Rs→@aa.16 (synchronized with E clock)         —         ↑         ↑         ↑         0         —	7									4	(SP-4→SP,ERn32→@SP) Repeated for each register saved	· -			_	Ι	7/9/11	#3
Rs $\rightarrow$ @aa:16 (synchronized with $  \uparrow$ $\updownarrow$ 0 $-$ E clock)	В						4	_			@aa:16→Rd (synchronized with E clock)					Ι	(1)	
	В						4	_			Rs→@aa:16 (synchronized with E clock)					1	(1)	

(2) Arithmetic Operation Instructions

C   C   C   C   C   C   C   C   C   C				Add	ressin	g Mod	e and I	nstruc	Addressing Mode and Instruction Length (Bytes)	gth (B	ytes)									1
ADD B #xx.8,Rd			į					+u <sub>N</sub> =							ខិ	Condition Code	ŏ	ge	- ώ	No. of States*1
ADD B #xx8,Rd ADD B #xx8,Rd ADD W Rs,Rd ADD X #xx2,ERd ADD X #xx2,ERd ADD X #xx8,Rd ADD X #x,Rd ADD X			azie Olize			u	EKu)	]@/uと	()a				Operation						le le	
ADD.B Rs,Rd         B         2           ADD.B Rs,Rd         B         2           ADD.W Rs,Rd         W         4           ADD.W Rs,Rd         L         6           ADD.L ERS,ERd         L         6           ADD.L ERS,ERd         L         6           ADD.L BR,RS,Rd         B         2           ADD SH,ERD         L         2           INC, H,T,Rd         W         2           INC, H,T,Rd         W         2           INC, H,T,Rd         W         2           INC, H,T,Rd         W         2           SUB, RS,Rd         B         2           SUB, RS,Rd         B         2           SUB, RS,Rd         B         2           SUB, RS,Rd         B         2           SUB, RS,Rd         L         2           SUB, RS,Rd         L         2           SUBS, #T, RR         L         2				xx#	иŊ	M3@	ı'p)@				_			_	I	z	z	>	C) Morm	ISVDA
ADD.B Rs,Rd         B         2           ADD.W #xx; fb,Rd         W         4           ADD.W Rs,Rd         L         2           ADD.L ERs, ERd         L         2           ADD. ERs, ERd         B         2           ADD. ERs, ERd         L         2           ADD. ERs, ERd         L         2           ADD. ERs, ERd         L         2           ADD. #4.ERd         L         2           ADD. #4.ERd         L         2           ADD. #4.ERd         L         2           INC. W #1.Rd         W         2           INC. W #1.Rd         W         2           INC. W #2.ERd         W         2           INC. W #2.ERd         W         4           SUB. W #xx. 16,Rd         W         4           SUB. W #xx. 8,Rd         B         2           SUB. # #xx. 8,Rd         B         2           SUB. # #xx. 8,Rd         L         2           SUB. # #xx. 8,Rd         L         2           SUB. # #x. Rd         L         2           SUB. # #x. Rd         L         2           SUB. # #x. Rd         L         2	ADD	ADD.B #xx:8,Rd	В	2						L		R	18+#xx:8→Rd8		$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	_	-
ADD.W #xx.16,Rd         W         4           ADD.W Rs,Rd         W         2           ADD.H #xx.32,ERd         L         6           ADD.H #xx.32,ERd         L         2           ADD.K #xx.8,Rd         B         2           ADDS #1,ERd         L         2           ADDS #1,ERd         L         2           ADDS #4,ERd         L         2           ADDS #4,ERd         L         2           NC.W #1,Rd         W         2           INC.W #2,Rd         W         2           INC.W #2,Rd         B         2           INC.L #1,ERd         L         2           INC.L #2,ERd         L         2           INC.L #2,ERd         L         2           INC.L #4,ERd         L         2           SUB.R #xx,32,ERd         L         6           SUB.R #xx,8,Rd         B         2           SUB.R #xx,8,Rd         B         2           SUB.R #xx,8,Rd         L         2           SUB.R #x,Rd         L         2           SUB.R #x,Rd         L         2           SUB.R #x,Rd         L         2           SUB.S #x,ER		ADD.B Rs,Rd	В		2							Rc	18+Rs8→Rd8	-	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	-
ADD.W Rs,Rd         W         2           ADD.L #xx.32,ERd         L         6           ADD.L ERs,ERd         L         2           ADDX Rs,xc,8,Rd         B         2           ADDS #1,ERd         L         2           ADDS #4,ERd         L         2           ADDS #4,ERd         L         2           ADDS #4,ERd         L         2           INC.W #1,Rd         W         2           INC.W #2,Rd         W         2           INC.W #2,ERd         L         2           INC.W #3,ERd         W         4           SUBL #xx.3ERd         L         6           SUBL #xx.3ERd         L         6           SUBX #xx.8,Rd         B         2           SUBX #xx.8,Rd         B         2           SUBS #x.ERd         L         2           SUBS #x.ERd         L         2           SUBS #x.ERd         L         2           SUBS #x.ERd		ADD.W #xx:16,Rd	≥	4								2	116+#xx:16→Rd16		6	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	7
ADDL Ens.ERd         L         6           ADDL Ens.ERd         L         2           ADDS #xx.8Rd         B         2           ADDS #x.ERd         L         2           ADDS #x.ERd         L         2           ADDS #x.ERd         L         2           INC.B Rd         W         2           INC.W #x.Rd         W         2           INC.W #x.Rd         L         2           INC.L #x.ERd         L         2           INC.L #x.ERd         L         2           INC.L #x.ERd         L         2           INC.L #x.ERd         B         2           SUB.L Ens.ERd         L         2           SUB.L Ens.ERd         L         2           SUB.A #xx.3.ERd         L         2           SUB.A #xx.8.Rd         B         2           SUB.A #xx.8.Rd         L         2           SUBS #x.ERd         L         2           SUBS #x.ERd <t< td=""><td></td><td>ADD.W Rs,Rd</td><td>×</td><td></td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td>R</td><td>116+Rs16→Rd16</td><td>1</td><td>(2)</td><td><math>\leftrightarrow</math></td><td><math>\leftrightarrow</math></td><td><math>\leftrightarrow</math></td><td><math>\leftrightarrow</math></td><td>-</td></t<>		ADD.W Rs,Rd	×		2							R	116+Rs16→Rd16	1	(2)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	-
ADDL ERS, ERG		ADD.L #xx:32,ERd	7	9								出	\d32+#xx:32→ERd32	-	(3)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	3
ADDX Rs.Rd         B         2           ADDX Rs.Rd         B         2           ADDS #4.ERd         L         2           ADDS #2.ERd         L         2           ADDS #4.ERd         L         2           INC.B Rd         W         2           INC.W #1.Rd         W         2           INC.W #2.Rd         B         2           INC.L #2.ERd         L         2           INC.L #2.ERd         L         2           SUB.W #xx.16,Rd         W         4           SUB.W #xx.32,ERd         L         6           SUB.W #xx.8,Rd         B         2           SUB.X #xx.8,Rd         B         2           SUB.X #x.ERd         L         6           SUBS.#4,ERd         L         2           SUBS.#4,ERd         L         2           DEC.W #1,Rd         W         2           DEC.W #1,Rd         W         2           DEC.W #1,Rd         W         2		ADD.L ERS,ERd			2							岀	d32+ERs32→ERd32	1	(3)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	-
ADDX Rs,Rd B 2 ADDS #1,ERd L 2 ADDS #1,ERd L 2 ADDS #4,ERd L 2 ADDS #4,ERd L 2 INC.B #1,Rd W 2 INC.W #1,Rd W 2 INC.W #2,Rd L 2 INC.L #1,ERd L 2 INC.L #2,ERd L 2 INC.L #2,ERd L 2 INC.L #4,ERd W 2 SUB.W #xx,16,Rd W 4 SUB.W #xx,16,Rd W 2 SUB.W #xx,32,ERd L 6 SUB.W Rs,Rd W 2 SUB.W #xx,8,Rd B 2 SUB.W #xx,8,Rd B 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #xx,8,Rd L 2 SUB.W #x,Rd L 1 SUB.W #x,Rd L 2 SUB.W #x,Rd L 2 SUB.W #x,Rd L 2 SUB.W #x,Rd L 1 SUB.W #x,Rd L	ADDX	ADDX #xx:8,Rd	В	2								Rc	l8+#xx:8+C→Rd8	-	$\leftrightarrow$	$\leftrightarrow$	(4)	$\leftrightarrow$	$\leftrightarrow$	1
ADDS #1,ERd L 2 ADDS #2,ERd L 2 ADDS #4,ERd L 2 ADDS #4,ERd L 2 INC.B Rd W 2 INC.W #1,Rd W 2 INC.W #2,ERd L 2 INC.L #1,ERd L 2 INC.L #2,ERd L 2 INC.L #4,ERd W 2 SUB.W #xx.16,Rd W 4 2 SUB.W #xx.16,Rd W 4 2 SUB.W #xx.32,ERd L 6 SUB.W #xx.8,Rd B 2 SUB.K #xx.8,Rd B 2 SUB.K #xx.8,Rd B 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #xx.8,Rd L 2 SUB.K #x.ERd L 3 SUB.K #x.ERd L 4 SUB.K #x.ERd		ADDX Rs,Rd	В		2							Rc	l8+Rs8+C→Rd8	1	$\leftrightarrow$	$\leftrightarrow$	(4)	$\leftrightarrow$	$\leftrightarrow$	-
ADDS #2,ERd	ADDS	ADDS #1,ERd	٦		2							EF	8d32+1→ERd32		1	Ι	Ι	İ	1	-
NGLB Rd		ADDS #2,ERd	٦		2							监	\d32+2→ERd32	_	1	Τ	Τ	Ť	1	-
NC.B.Rd   B   2   2   2   2   2   2   2   2   2		ADDS #4,ERd	٦		2							EF	λd32+4→ERd32		1	Ι	1	Ī	_	1
INC.W #1,Rd   W   2     INC.W #2,Rd   W   2     INC.L #1,ERd   L   2     INC.L #1,ERd   L   2     INC.L #2,ERd   B   2     SUB. B Rs.Rd   B   2     SUB. W #x:16,Rd   W   4     SUB. W #x:16,Rd   W   2     SUB. W #x:3,ERd   L   6     SUB. L #x:3,ERd   L   6     SUB. L #x:3,ERd   L   2     SUB. K #x.B,Rd   B   2     SUB. K #x.B,Rd   B   2     SUB. K #x.B,Rd   B   2     SUB. K #x.B,Rd   L   2     DEC. W #1,Rd   W   2     DEC. W #1,Rd   W   2     DEC. W #1,Rd   L   2     DEC	INC	INC.B Rd	В		2							Rc	18+1→Rd8		1	$\leftrightarrow$	$\leftrightarrow$	·	ı	-
NC.W #2.Rd   W   2     NC.L #1.ERd   L   2     NC.L #1.ERd   L   2     NC.L #2.ERd   L   2     DAA Rd   B   2     SUB.B Rs.Rd   B   2     SUB.W #xx:16,Rd   W   4     SUB.W #xx:16,Rd   W   2     SUB.L #xx:32,ERd   L   6     SUB.L #xx:32,ERd   L   6     SUB.K #x.8,Rd   B   2     SUBS #1,ERd   L   2     SUBS #4,ERd   R   2     DEC.W #1,Rd   W   2     DEC.W #1,Rd   U   2     DEC.W #1,Rd   W   2     DEC.W #1,Rd   W   2     DEC.W #1,Rd   U   2     DEC.W #1,Rd   W   2     DEC.W #1,Rd   U   U   2     DEC.W #1,Rd   U   U   2     DEC.W #1,Rd   U   U   U   U     DEC.W #1,Rd   U   U   U   U   U     DEC.W #1,Rd   U   U   U   U   U   U   U   U   U     DEC.W #1,Rd   U   U   U   U   U   U   U   U   U		INC.W #1,Rd	M		2							Rc	116+1→Rd16	1	1	$\leftrightarrow$	$\leftrightarrow$	·	_	1
NC.L.#1,ERd		INC.W #2,Rd	×		2							Rc	116+2→Rd16	1	1	$\leftrightarrow$	$\leftrightarrow$	· ↔	1	-
NCL #2,ERd		INC.L #1,ERd	٦		2					$\Box$		出	d32+1→ERd32	_	1	$\leftrightarrow$	$\leftrightarrow$	· ↔	1	-
DAA Rd		INC.L #2,ERd	٦		2							EF	λd32+2→ERd32	-	1	$\leftrightarrow$	$\leftrightarrow$	·	_	1
SUB.B Rs,Rd         B         2           SUB.W #xx:16,Rd         W         4           SUB.W Rs,Rd         W         2           SUB.L FR, SZ, ERd         L         6           SUB.L ER, SR, Rd         B         2           SUBS.R, Rx, B, Rd         B         2           SUBS.R, ER, Rd         L         2           DEC.B Rd         L         2           DEC.B Rd         W         2           DEC.W #1,Rd         W         2           DEC.W #2,Rd         L         2	DAA	DAA Rd	В		7							۳.	18 decimal adjust → Rd8		*	$\leftrightarrow$	$\leftrightarrow$	*		-
SUB.W #xx.16,Rd         W         4           SUB.W Rs,Rd         W         2           SUB.W Rs,Rd         L         6           SUB.L ERS,ERd         L         2           SUBX.#xx8,Rd         B         2           SUBS #1,ERd         L         2           SUBS #2,ERd         L         2           SUBS #2,ERd         L         2           SUBS #4,ERd         L         2           DEC.B Rd         B         2           DEC.B Rd         W         2           DEC.W #1,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #2,Rd         L         2	SUB	SUB.B Rs,Rd	В		2							Rc	18–Rs8→Rd8	-	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	1
SUB.W Rs,Rd         W         2           SUB.L #xx:32,ERd         L         6           SUB.L ERs,ERd         L         2           SUBX #xx.8,Rd         B         2           SUBX #x,ERd         L         2           SUBS #7,ERd         L         2           SUBS #4,ERd         L         2           DEC.B R4,ERd         L         2           DEC.B R4,ERd         W         2           DEC.W #1,Rd         W         2           DEC.W #1,Rd         W         2           DEC.W #1,Rd         W         2           DEC.W #1,Rd         L         2		SUB.W #xx:16,Rd	>	4						Н		Z	116-#xx:16→Rd16	1	(2)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	7
SUBL FRS, ERd         L         6           SUBL ERS, ERd         L         2           SUBX ERS, Rd         B         2           SUBX #1, ERd         L         2           SUBS #2, ERd         L         2           SUBS #4, ERd         L         2           DEC.B R4, ERd         L         2           DEC.B R4, ERd         W         2           DEC.W #1, Rd         W         2           DEC.W #1, Rd         W         2           DEC.W #1, ERd         L         2           DEC.W #1, ERd         L         2		SUB.W Rs,Rd	8		2							R	116–Rs16→Rd16	1	(2)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	-
SUBL ERS, ERd         L         2           SUBX #xx8,Rd         B         2           SUBX #xx8,Rd         B         2           SUBX #x1,ERd         L         2           SUBS #x1,ERd         L         2           SUBS #x1,ERd         L         2           DEC.B Rd         B         2           DEC.W #1,Rd         W         2           DEC.W #x1,Rd         W         2           DEC.W #x1,Rd         W         2           DEC.W #x1,Rd         L         2		SUB.L #xx:32,ERd	_	9								ш	8d32–#xx:32→ERd32	1	(3)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	ဗ
SUBX #xx8,Rd         B         2           SUBX Rs,Rd         B         2           SUBS #1,ERd         L         2           SUBS #2,ERd         L         2           DEC.B Rd         B         2           DEC.W #1,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #2,Rd         L         2		SUB.L ERS,ERd	٦		2							EF	d32–ERs32→ERd32		(3)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	1
SUBX Rs,Rd         B         2           SUBS #1,ERd         L         2           SUBS #2,ERd         L         2           SUBS #4,ERd         L         2           DEC.B Rd         B         2           DEC.W #1,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #1,FRd         L         2	SUBX	SUBX #xx:8,Rd	В	2								Rc	18-#xx:8-C→Rd8	_	$\leftrightarrow$	$\leftrightarrow$	(4)	$\leftrightarrow$	$\leftrightarrow$	_
SUBS #1,ERd         L         2           SUBS #2,ERd         L         2           SUBS #4,ERd         L         2           DEC.B Rd         B         2           DEC.W #1,Rd         W         2           DEC.W #1,Rd         W         2           DEC.W #1,ERd         L         2		SUBX Rs,Rd	В		2					-		R	l8–Rs8–C→Rd8	1	$\leftrightarrow$	$\leftrightarrow$	4	$\leftrightarrow$	$\leftrightarrow$	-
SUBS#4,ERd L 2 SUBS#4,ERd L 2 SUBS#4,ERd L 2 DEC.B Rd B 2 DEC.W#1,Rd W 2 DEC.W#2,Rd W 2 DEC.W#2,Rd W 2	SUBS	SUBS #1,ERd	_		2					$\dashv$		ш	8d32–1→ERd32	-	1	I	T	i	1	-
SUBS #4,ERd         L         2           DEC.B Rd         B         2           DEC.W #1,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #1,Rd         L         2		SUBS #2,ERd	٦		2					_		EF	{d32–2→ERd32	1	1	Τ	Τ	Ť	1	_
DEC.B Rd         B         2           DEC.W #1,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #2,Rd         W         2           DEC.W #1,Rd         L         2		SUBS #4,ERd	٦		2							EF	2d32–4→ERd32			Ι	1	Ī	_	1
W 2 W 2 C C C C C C C C C C C C C C C C	DEC	DEC.B Rd	В	+	2	$\dashv$	+	-	$\dashv$	$\dashv$	$\dashv$	<u>۾</u>	18–1 →Rd8	1	1	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	1	-
M N S S S S S S S S S S S S S S S S S S		DEC.W #1,Rd	≯	$\dashv$	7	$\dashv$	$\dashv$	$\dashv$	$\dashv$	$\dashv$	$\dashv$	盗	116–1→Rd16	1	1	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	1	-
		DEC.W #2,Rd	≯		2	$\dashv$	$\dashv$	$\dashv$	$\dashv$	$\dashv$	$\dashv$	盗	116-2→Rd16	-	1	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$		-
		DEC.L #1,ERd	_	$\dashv$	2	$\dashv$	+	$\dashv$	$\dashv$	_	4	苗	{d32–1→ERd32	1	1	$\leftrightarrow$	$\leftrightarrow$	$\rightarrow$		-
L   2		DEC.L #2,ERd	٦	_	2	7	$\dashv$		_	$\dashv$	$\dashv$	<u>ш</u>	ERd32–2→ERd32	1		$\leftrightarrow$	$\leftrightarrow$	↔	1	-

			Add	ressin	g Mod	and:	Addressing Mode and Instruction Length (Bytes)	ion Lei	ngth (B	ytes)							2	Γ,
	i i i i i i i i i i i i i i i i i i i	<u>.</u>					+u <sub>N</sub> =					J	Condition Code	io	Sode		States*1	- *.
		9756			u	EBn)	]@/uと	,,,,,		101	Operation						al	pəsu
			XX#	иŊ	M=@	'p)@		EE @	(p)@ (0 @	- :00		_	z	N	>	ပ	Morm	вурА
DAS	DAS Rd	В		2					$\vdash$		Rd8 decimal adjust →Rd8		*	$\leftrightarrow$	*	1	1	
MULXU	MULXU.B Rs,Rd	В		2							Rd8×Rs8→Rd16 — (unsigned multiplication)	i	1	1	1	1	3 (12*7)	(, (
	MULXU.W RS,ERd	>		7							Rd16×Rs16→ERd32 — (unsigned multiplication)	i	1	1	1	1	4 (20*7)	٤,
MULXS	MULXS.B Rs,Rd	a		4							Rd8×Rs8→Rd16 — (signed multiplication)	i		$\leftrightarrow$	1	1	4 (13*7)	٤,
	MULXS.W Rs, ERd	>		4							Rd16×Rs16→ERd32 — (signed multiplication)	i		$\leftrightarrow$	1	1	5 (21*7)	٤,
DIVXU	DIVXU.B Rs,Rd	Ф		7							Rd16÷Rs8→Rd16 (RdH: remainder, — RdL: quotient) (unsigned division)	i	(5)	9	1	1	12	
	DIVXU.W RS,ERd	>		7							ERd32÷Rs16→ERd32 (Ed: remainder, —Rd: quotient) (unsigned division)	i	(2)	9	1	1	20	
DIVXS	DIVXS.B Rs,Rd	Ф		4							der,	i	(2)	9	1	1	13	
	DIVXS.W Rs,ERd	M		4							ERd32÷Rs16→ERd32 (Ed: remainder, — Rd: quotient) (signed division)	i	(7)	(9)	Ι	Ι	21	
CMP	CMP.B #xx:8,Rd	В	2								Rd8-#xx:8	ī	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	1	
	CMP.B Rs,Rd	В		2							Rd8-Rs8	П	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	-	
	CMP.W #xx:16,Rd	>	4	+		+	+	$\dashv$	$\dashv$	-	Rd16-#xx:16	1	(2)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	2	
	CMP.W Rs,Rd	>	+	7	+	+		+	+	+			(2)	<b>↔</b> •	↔ •	$\leftrightarrow$	-	
	CMP.L #xx:32,ERd		9	-	+	+	+	+	+	+	ERd32-#xx:32	-	⊕ (E)	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	m -	
NEG	NEG.B Rd	- B		7 2	$^{+}$	$\dagger$		+	+	+			→ ↔ (c) ↔	+	$\rightarrow$	$\rightarrow$	- -	
	NEG.W Rd	8		2							16	ī	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	-	
	NEG.L ERd	٦		2							0–ERd32→ERd32	Т	<b>*</b>	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	1	
EXTO	EXTU.W Rd	W		2							0→( bits 15 to 8> of Rd16)	Ť	0	$\leftrightarrow$	0	1	1	
	EXTU.L ERd	_		2							0→( bits 31 to 16> of ERd32)	i	0	$\leftrightarrow$	0	1	-	
EXTS	EXTS.W Rd	8		7							( bit 7> of Rd16)→( bits 15 to 8> of Rd16)	i	< <u></u>	$\leftrightarrow$	0	1	-	
	EXTS.L ERd	٦		2							( bit 15> of ERd32)→( bits 31 to 16> of ERd32)	i	<>	$\leftrightarrow$	0	1	-	
TAS	TAS @ERd*8	В			4						@ERd-0→set CCR, 1→( <bit 7=""> of — @ERd)</bit>	i i	<b>↔</b>	$\leftrightarrow$	0	1	4	



	Addressing Mode and Instruction Length (Bytes)	Mode ar	nd Instru	rction L	ength (I	Bytes)							2	7
			+uŊΞ					Constant		Condition Code	ion Cc	ode	Sta	States*1
u		EKu)	@/uと			ei		200					91	pəsu
BYX #xx	นาด	(p)	I∃-®	@ 99	ı'p)@	?@@	_		_	> Z	Z	>	O Morm	ısvbA
		l	4					@ERnx@ERm+MAC→MAC (signed	İ	1	I	İ		4
								multiplication)		(8)	8	(8)		
								ERn+2→ERn,ERm+2→ERm						
						.,	2	0→MACH, MACL	Ī	1	I	1	- 2*	2*6 *10
2							_	ERS→MACH	Ī	1	I	1	- 2*	2*6 *10
2							_	ERS→MACL	Ī	1	I	1	- 2*	2*6 *10
2							_	MACH→ERd	Ī	<b>↔</b> 	$\leftrightarrow$	$\leftrightarrow$	*	*6 *10
2								MACL→ERd	1	<b>↔</b>	$\leftrightarrow$	$\leftrightarrow$	*	1*6 *10

C	25
2	Ė
Č	5
7	7
-	5
-	Ξ
7	≾
2	<u>"</u>
-	7
	_
•	₹
٠.	2
*	2
•	v
7	b
è	۶
ï	`
•	,
•	د
•	ŧ
`	5
•	٠,
-	_
_	_
6	2

												١	١	١	١	١		
			Addr	essing	y Mode	and Ir	Addressing Mode and Instruction Length (Bytes)	on Ler	gth (B	ytes)							2	ř
		.!					+u为=					Ö	ondi	tion	Condition Code	ø.	Star	States*1
		9710					] @ /u չ	130			Operation						la la	рәэι
			xx#	u <sub>N</sub>	 ФЕК	ı'p)@		EE @	1,b)@  \$@@	-	_	_	z	Z	>	ပ	Morm	івурА
AND	AND.B #xx:8,Rd	В	2								Rd8∧#xx:8→Rd8	-	<del> </del>	$\leftrightarrow$	0			_
	AND.B Rs,Rd	Ф		2							Rd8∧Rs8→Rd8 —	-	<b>∀</b>	$\leftrightarrow$	0			_
	AND.W #xx:16,Rd	Α	4		_	_					Rd16∧#xx:16→Rd16 —	-	<u> </u>	$\leftrightarrow$	0			2
	AND.W Rs,Rd	8	_	2	_	_					Rd16∧Rs16→Rd16 —	-	<u></u>	$\leftrightarrow$	0			Ļ
	AND.L #xx:32,ERd	_	9								ERd32∧#xx:32→ERd32 —	-	<>	$\leftrightarrow$	0	1		ဗ
	AND.L ERS,ERd	_		4							ERd32∧ERs32→ERd32 —	-	<b>∀</b>	$\leftrightarrow$	0			2
OR	OR.B #xx:8,Rd	В	2								Rd8∨#xx:8→Rd8	-	<b>→</b>	$\leftrightarrow$	0			Ļ
	OR.B Rs,Rd	В		2							Rd8∨Rs8→Rd8 —		<u> </u>	<b>\$</b>	0 :	_		1
	OR.W #xx:16,Rd	W	4								Rd16∨#xx:16→Rd16 —		1	<b>\$</b>   \$	0 :	_		2
	OR.W Rs,Rd	W		2							Rd16∨Rs16→Rd16		1	<b>1 1</b>	0   :	-		1
	OR.L #xx:32,ERd	7	9								ERd32√#xx:32→ERd32 —		<del> </del>	<b>1 1</b>	0 :	-		3
	OR.L ERS, ERd	7		4							ERd32∨ERs32→ERd32 —	_	<b>↔</b>	$\leftrightarrow$	0	-		2
XOR	XOR.B #xx:8,Rd	В	2								Rd8⊕#xx:8→Rd8 —		<u> </u>	<b>⇔</b>	0	_		_
	XOR.B Rs,Rd	В		2							Rd8⊕Rs8→Rd8 —		<u> </u>	<b>+</b>	0			_
	XOR.W #xx:16,Rd	Μ	4								Rd16⊕#xx:16→Rd16 —		<u> </u>	$\leftrightarrow$	0	-		2
	XOR.W Rs,Rd	Μ		2							Rd16⊕Rs16→Rd16 —	$\vdash$	<b>∀</b>	$\leftrightarrow$	0	-		_
	XOR.L #xx:32,ERd	_	9								ERd32⊕#xx:32→ERd32 —		<del> </del>	<b>*</b>	0	_		3
	XOR.L ERS,ERd	_		4							ERd32⊕ERs32→ERd32 —	÷	<del> </del>	<b>↓</b>	0	_		2
NOT	NOT.B Rd	В		2							¬ Rd8→Rd8	_	<b>→</b>	$\leftrightarrow$	0	1		1
	NOT.W Rd	W		2							¬ Rd16→Rd16		<u> </u>	<b>\$</b>	0 :			1
	NOT.L ERd	٦		2							¬ Rd32→Rd32	-	<u> </u>	<b>\$</b>   \$	0 :	-		1

Minemonic   Size   Ex. (E. E. E. E. E. E. E. E. E. E. E. E. E. E				Addr	essing	Mode	nd Inst	Tuction	Lenath	ר (Byte	(S			L						
When notice   Size							+u				5				2	9	9		No. of States*1	<u>- *</u> .
SHALB Rd SHALB Rd SHALB Rd SHALB Rd SHALB Rd SHALL Rd SHA		Mnemonic	Size		u				(၁၀	19			Operation		8				le	рәэц
SHALL BRACK   SHALL WERGA								66 @	l,b)@	6 Q Q	_			-				ပ	Morms	ısvbA
SHALL BEACH SHALL WERD SHALL WERD SHALL WERD SHALL WERD SHALL BEACH SHALL WERD SHALL WERD SHALL BEACH SHALL WERD SHALL WE	SHAL	SHAL.B Rd	В		2									1		H		$\leftrightarrow$	-	
W   Z   W   S   C   WSB   C   WSB   C   WSB   C   C   C   C   C   C   C   C   C		SHAL.B #2,Rd	В		2									I				$\leftrightarrow$	-	
SHALL WERNA         W         2         C         MSB         C         MSB         C		SHAL.W Rd	8		2								0 +					$\leftrightarrow$	-	
SHALL FRAGE  SHARL BAZER  SHARL BAZER  SHALL		SHAL.W #2,Rd	>		2								85		_			$\leftrightarrow$	-	
SHALL #2,ERd		SHAL.L ERd	7		2									I				$\leftrightarrow$	-	
SHARB Rd SHARB Rd SHARB #2,Rd SHARB #2,Rd SHARL #2,Rd SHARL #2,Rd SHARL #2,Rd SHARL #2,Rd SHARL #3,Rd SHLL #2,Rd SHLL #3,Rd SHLL #3,Rd SHL #		SHAL.L #2,ERd	٦		2													$\leftrightarrow$	1	
SHARB #2Rd         B         2         C <th< td=""><td>SHAR</td><td>SHAR.B Rd</td><td>В</td><td></td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> </td><td></td><td>_</td><td>_</td><td><math>\leftrightarrow</math></td><td>1</td><td></td></th<>	SHAR	SHAR.B Rd	В		2											_	_	$\leftrightarrow$	1	
SHARW Rd         W         2         P         MSB         −         1         0 <th< td=""><td></td><td>SHAR.B #2,Rd</td><td>В</td><td></td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> </td><td></td><td></td><td>_</td><td><math>\leftrightarrow</math></td><td>1</td><td></td></th<>		SHAR.B #2,Rd	В		2												_	$\leftrightarrow$	1	
SHARW #2,Rd         W         2         MSB         L         0		SHAR.W Rd	M		2								<u>†</u>					$\leftrightarrow$	1	
SHARL ERAd         L         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         2         0         2         —         2         0 <th< td=""><td></td><td>SHAR.W #2,Rd</td><td>M</td><td></td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td>MSB -</td><td></td><td>I</td><td></td><td></td><td></td><td><math>\leftrightarrow</math></td><td>-</td><td></td></th<>		SHAR.W #2,Rd	M		2							MSB -		I				$\leftrightarrow$	-	
SHARL #2,ERd         L         2         P         C         T         C         <		SHAR.L ERd	٦		2									-				$\leftrightarrow$	1	
SHLLB Rd         B         2         P         C         MSB         C         T		SHAR.L #2,ERd	٦		2									I				$\leftrightarrow$	-	
SHLLB #2,Rd         B         2         C         MSB ← LSB         C         T         T         0         T           SHLL, WRd         W         2         C         MSB ← LSB         C         T	무	SHLL.B Rd	В		2									I			-	$\leftrightarrow$	1	
SHLLWRd         W         2         Image: Lear of the control of the contr		SHLL.B #2,Rd	В		2										_	_	-	$\leftrightarrow$	-	
SHLL.W#2,Rd         W         2         C         MSB         L         \$         0         <		SHLL.W Rd	W		2								0-		_			$\leftrightarrow$	1	
SHILLERG  L 2 SHILL RG SHILL RG SHILR B RG SHIRW #2.Rd W 2 SHIRW #2.Rd W 2 SHIRW #2.Rd W 2 SHIRW #2.Rd W 2 SHIRW #2.Rd W 2 SHIRW #2.Rd W 2 SHIRW #2.Rd W 2 SHIRW #2.Rd W 2 SHIRW #2.Rd  SHIRW #2.Rd W 2 SHIRW #2.Rd  SHIRW #2.Rd		SHLL.W #2,Rd	>		2										_	_		$\leftrightarrow$	-	
SHLL #2.FRd         L         2         P         C         T <th< td=""><td></td><td>SHLL.L ERd</td><td>٦</td><td></td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> </td><td>_</td><td></td><td></td><td><math>\leftrightarrow</math></td><td>1</td><td></td></th<>		SHLL.L ERd	٦		2										_			$\leftrightarrow$	1	
SHIRB Rd         B         2         —         0         ↑         0		SHLL.L #2,ERd	٦		2									1				$\leftrightarrow$	-	
SHLR.B #2,Rd         B         2         O→ (□)         O→ (□) <td>HLR</td> <td>SHLR.B Rd</td> <td>В</td> <td></td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td>-</td> <td><math>\rightarrow</math></td> <td><math>\dashv</math></td> <td><math>\leftrightarrow</math></td> <td>-</td> <td></td>	HLR	SHLR.B Rd	В		2									I	-	$\rightarrow$	$\dashv$	$\leftrightarrow$	-	
SHLRWRd         W         2         O→         O→ <th< td=""><td></td><td>SHLR.B #2,Rd</td><td>В</td><td>•</td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>I</td><td><math>\rightarrow</math></td><td><math>\rightarrow</math></td><td><math>\rightarrow</math></td><td><math>\leftrightarrow</math></td><td>-</td><td></td></th<>		SHLR.B #2,Rd	В	•	2									I	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\leftrightarrow$	-	
SHLR.W #2.Rd         W         2         MSB         Image: Lead strength		SHLR.W Rd	8		2							10	1	I	_	-	-	$\leftrightarrow$	-	
SHLR.LERd         L         2             0         ↑         □         ↑         □         ↑         □         ↑         □		SHLR.W #2,Rd	W		2								_					$\leftrightarrow$	-	
SHLR.L#2.ERd         L         2         —         0         ↑         0         ↑         <		SHLR.L ERd	٦		2							1			_	_		$\leftrightarrow$	-	
ROTXL.B Rd         B         2         —         1         0         ↑         0         ↑           ROTXL.W Rd         W         2         —         —         ↑		SHLR.L #2,ERd	٦		2										_		_	$\leftrightarrow$	-	
B       2         W       2         W       2         L       2         L       2         L       2         C       MSB ← LSB         C       0	ROTXL	ROTXL.B Rd	В		2									I				$\leftrightarrow$	1	
W       2       C       MSB ←       C <td></td> <td>ROTXL.B #2,Rd</td> <td>В</td> <td></td> <td>7</td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td><math>\rightarrow</math></td> <td></td> <td></td> <td><math>\leftrightarrow</math></td> <td>-</td> <td></td>		ROTXL.B #2,Rd	В		7		_							1	$\rightarrow$			$\leftrightarrow$	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		ROTXL.W Rd	>		2							<u> </u>	1	I	$\rightarrow$	-	$\dashv$	$\leftrightarrow$	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		ROTXL.W #2,Rd	≥		2									I		$\dashv$	$\rightarrow$	$\leftrightarrow$	-	
$oxed{L}$		ROTXL.L ERd	7		2									1		_	-	$\leftrightarrow$	-	
		ROTXL.L #2,ERd	_		2									I	I			$\leftrightarrow$	-	

(4) Shift Instructions

	c Rd		ŀ															2	٠,
	Rd Rd	į					+u ŊΞ							Sondi	tion (	Condition Code		No. of States*1	e*s
ROTXR ROTXR.B.F	Rd	azio				EB'u)	]@/uと			es		Operation						al	pəsu
H	Rd		xx#	uу	@EB			66.0	'p)@	?@@	_		-	z	Z	>	ပ	Morm	ısvbA
ROTXR.B		В	$\vdash$	2					$\vdash$	$\vdash$			Ī	<b>↔</b>	↔	0	$\leftrightarrow$	-	
	#2,Rd	В		2									Ī	<b>↔</b>	↔	0	$\leftrightarrow$	-	
ROTXR.W Rd	Rd	>		2									1	<b>↔</b>	↔	0	$\leftrightarrow$	-	
ROTXR.W #2,Rd	#2,Rd	×		2								as M	1	<→ 	↔	0	$\leftrightarrow$	_	
ROTXR.L ERd	ERd	7		2								רפה	1	<b>↔</b>	<b>↔</b>	0	$\leftrightarrow$	1	
ROTXR.L #2,ERd	#2,ERd	_		2									I	<b>↔</b>	<b>↔</b>	0	$\leftrightarrow$	1	
ROTL ROTL.B Rd	q	В		2									-	<b>↔</b> 	<b>↔</b>	0	$\leftrightarrow$	1	
ROTL.B #2,Rd	2,Rd	В		2									I	<b>↔</b>	<b>↔</b>	0	$\leftrightarrow$	1	
ROTL.W Rd	P	Α		2									I	<→ 	<b>↔</b>	0	$\leftrightarrow$	1	
ROTL.W #2,Rd	2,Rd	×		2								, do	I	<b>↔</b>	↔	0	$\leftrightarrow$	1	
ROTL.L ERd	Sd PS	_		2									I	< <u></u>	<b>↔</b>	0	$\leftrightarrow$	-	
ROTL.L #2,ERd	,ERd	_		2									1	<b>↔</b>	↔	0	$\leftrightarrow$	-	
ROTR ROTR.B Rd	р	В		2									Ī	<b>↔</b>	↔	0	$\leftrightarrow$	_	
ROTR.B #2,Rd	2,Rd	В		2									Ī	<b>↔</b> 	<b>↔</b>	0	$\leftrightarrow$	1	
ROTR.W Rd	βq	W		2									Ī	<b>↔</b> 	<b>↔</b>	0	$\leftrightarrow$	1	
ROTR.W #2,Rd	12,Rd	W		2									1	<b>↔</b> 	<b>↔</b>	0	$\leftrightarrow$	1	
ROTR.L ERd	Rd	Г		2								MSB ————————————————————————————————————	1	<b>→</b>	<b>↔</b>	0	$\leftrightarrow$	1	
ROTR.L #2,ERd	2,ERd	_		2									I	<b>↔</b> 	<b>↔</b>	0	$\leftrightarrow$	1	

(5) Bit Manipulation Instructions

			Add	rassin	Mode	Addressing Mode and Instruction Length (Bytes)	itilita	ne l uo	Ġ,		_									
			!	2000	6		200		gtn (B)	(tes)									2	4
		i					+ux=							0	Condition Code	tion (	Code		States*1	· *
	Mnemonic	Size					3@/u	()				Operation						'	ls	pəsu
			xx#	иŊ	M=@	ı'p)@		68.0 (d,b)	200 0	_				=	z	N	>	ပ	Morm	ısvbA
BSET	BSET #xx:3,Rd	В		2							E:xx#)	(#xx:3 of Rd8)←1		<u> </u>	 		1	Ι	-	
	BSET #xx:3,@ERd	В			4						(#xx:3	(#xx:3 of @ERd)←1		i	1	1	1	Ι	4	
	BSET #xx:3,@aa:8	В					4	4			(#xx:3	(#xx:3 of @aa:8)←1		i	1	1	1	Ι	4	
I	BSET #xx:3,@aa:16	В						9			E:xx#)	(#xx:3 of @aa:16)←1		Ė		1	1	T	2	
	BSET #xx:3,@aa:32	В					۳	8			E:xx#)	(#xx:3 of @aa:32)←1		Ė		1	1	Ι	9	
I	BSET Rn, Rd	В		2							(Rn8	(Rn8 of Rd8)←1		1	1	1	1	I	_	
	BSET Rn, @ERd	В			4						(Rn8)	(Rn8 of @ERd)←1		_	_	_	1	Ι	4	
<u> </u>	BSET Rn, @aa:8	В					4	4			(Rn8	(Rn8 of @aa:8)←1		i	_	_	1	Ι	4	
	BSET Rn, @aa:16	В					9	9			(Rn8	(Rn8 of @aa:16)←1		İ	<u> </u>  -	1	1	Ι	5	
	BSET Rn, @aa:32	В					ω	8			(Rn8	(Rn8 of @aa:32)←1		İ	1	1	1	1	9	
BCLR	BCLR #xx:3,Rd	В		2							E:xx#)	(#xx:3 of Rd8)←0		1	<u> </u>	1	1	Ι	-	
	BCLR #xx:3, @ERd	В			4						E:xx#)	(#xx:3 of @ERd)←0			_ -		1	Ι	4	
	BCLR #xx:3, @aa:8	В					4	_			(#xx:3	(#xx:3 of @aa:8)←0		1	<u> </u>	1	1	Ι	4	
	BCLR #xx:3, @aa:16	В					9	9			(#xx:3	(#xx:3 of @aa:16)←0		i	1	1	1	Ι	2	
	BCLR #xx:3, @aa:32	В					ω	8			E:xx#)	(#xx:3 of @aa:32)←0		İ	<u> </u>  -	1	-	1	9	
	BCLR Rn, Rd	В		2							(Rn8	(Rn8 of Rd8)←0		ì	1	1	1	1	_	
	BCLR Rn, @ERd	В			4						(Rn8	(Rn8 of @ERd)←0		1	1	1	1	I	4	
	BCLR Rn, @aa:8	В					4	_			(Rn8	(Rn8 of @aa:8)←0		_	_   _	1	1	Ι	4	
	BCLR Rn, @aa:16	В					9	9			(Rn8	(Rn8 of @aa:16)←0		1	<u> </u>	1	1	Ι	2	
	BCLR Rn, @aa:32	В					ω	8			(Rn8	(Rn8 of @aa:32)←0		i	<u> </u>	1	1	1	9	
BNOT	BNOT #xx:3,Rd	В		2							(#xx:3	(#xx:3 of Rd8)← [¬ (#xx:3 of Rd8)]		İ	$\frac{\perp}{\perp}$	_	1	1	1	
	BNOT #xx:3,@ERd	В			4						E:xx#)	(#xx:3 of @ERd)← [¬ (#xx:3 of @ERd)]		1	<u> </u>	1	1	Ι	4	
	BNOT #xx:3,@aa:8	В					4	4			(#xx:3	(#xx:3 of @aa:8)← [¬ (#xx:3 of @aa:8)]	aa:8)]		_ _		1	Ι	4	
	BNOT #xx:3,@aa:16	В					9	9			(#xx:3 of	of @aa:16)← [¬ (#xx:3 of @aa:16)]	aa:16)]	1	<u> </u>	1	1	Ι	2	
	BNOT #xx:3,@aa:32	В					ω	8			(#xx:3	(#xx:3 of @aa:32)← [¬ (#xx:3 of @aa:32)]	aa:32)]	i	1	1	1	I	9	
	BNOT Rn, Rd	В		2							(Rn8	[Rn8 of Rd8) ← [¬ (Rn8 of Rd8)]		1	 		1	Ι	_	
	BNOT Rn, @ERd	В			4						(Rn8	(Rn8 of @ERd)← [¬ (Rn8 of @ERd)]	Rd)]	1	1	1	1	Ι	4	
	BNOT Rn, @aa:8	В					4	4			(Rn8	[Rn8 of @aa:8)←[¬ (Rn8 of @aa:8)]		<u> </u>	<u> </u>	_	1	Ι	4	
	BNOT Rn, @aa:16	В					Ψ	9			(Rn8 c	(Rn8 of @aa:16)← [¬ (Rn8 of @aa:16)]		i	1	1	1	Ι	2	
	BNOT Rn, @aa:32	В					ω	8			(Rn8 c	(Rn8 of @aa:32)←[¬ (Rn8 of @aa:32)]		i	<u> </u> 	1		I	9	

		Addres	ssing M	lode an	d Instru	ıction	Length	Addressing Mode and Instruction Length (Bytes)								_	1
					+u ଧ							ŝ	ditio	Condition Code	ę	z ŭ	No. of States*1
Whemonic .	ol ze		u	(u ଧ =	]@/uչ		(၁	19		Operation						la I	
		uy xx#	@ER	(p)@	I∃−@	@ 99	ı'p)@	20 0	_		_	I	z	Z	^	C) Morm	isvbA
BTST #xx:3,Rd	В	2								(#xx:3 of Rd8)→Z	1	1	1	$\leftrightarrow$	1	<u> </u>	-
BTST #xx:3, @ERd	В			4						(#xx:3 of @ERd)→Z	1	1	ı	$\leftrightarrow$	1		က
BTST #xx:3, @aa:8	В					4				(#xx:3 of @aa:8)→Z	1	1	ı	$\leftrightarrow$	1		က
BTST #xx:3, @aa:16	В					9				(#xx:3 of @aa:16)→Z	1	1	ı	$\leftrightarrow$	1	_	4
BTST #xx:3, @aa:32	В					8				(#xx:3 of @aa:32)→Z	1	1	I	$\leftrightarrow$	1	1	2
BTST Rn,Rd	В	2								(Rn8 of Rd8)→Z	1	1	ı	$\leftrightarrow$	1	1	-
BTST Rn,@ERd	В		4							(Rn8 of @ERd)→Z	1	1	ı	$\leftrightarrow$	1		8
BTST Rn,@aa:8	В					4				(Rn8 of @aa:8)→Z	-	1	ı	$\leftrightarrow$	1	_	3
BTST Rn,@aa:16	В					9				(Rn8 of @aa:16)→Z	1	1	I	$\leftrightarrow$	1	<u> </u>	4
BTST Rn,@aa:32	В					8				(Rn8 of @aa:32)→Z	1	1	I	$\leftrightarrow$	1	_	2
BLD #xx:3,Rd	В	2								(#xx:3 of Rd8)→C	1	1	ı	i	1	$\leftrightarrow$	_
BLD #xx:3,@ERd	В		4							(#xx:3 of @ERd)→C	1	1	ı	i	1	$\leftrightarrow$	က
BLD #xx:3,@aa:8	В					4				(#xx:3 of @aa:8)→C	-1	1	1	i	1	$\leftrightarrow$	3
BLD #xx:3,@aa:16	В					9				(#xx:3 of @aa:16)→C	1	1	I	i	1	$\leftrightarrow$	4
BLD #xx:3,@aa:32	В					8				(#xx:3 of @aa:32)→C	-	_	1	-	<u> </u>	<b></b>	2
BILD #xx:3,Rd	В	2								¬ (#xx:3 of Rd8)→C	-	-	1	i	1	$\leftrightarrow$	_
BILD #xx:3,@ERd	В		4							¬ (#xx:3 of @ERd)→C	1	-	T	i	1	$\leftrightarrow$	က
BILD #xx:3,@aa:8	В					4				¬ (#xx:3 of @aa:8)→C	1	-	ī	i	1	$\leftrightarrow$	3
BILD #xx:3,@aa:16	В					9				¬ (#xx:3 of @aa:16)→C	1	_	-	i	_	<b>\$</b>	4
BILD #xx:3,@aa:32	В					80				л (#xx:3 of @aa:32)→С			1	i	1	$\leftrightarrow$	2
BST #xx:3,Rd	В	2								C→(#xx:3 of Rd8)	_	-	1	-		_	1
BST #xx:3,@ERd	В		4							C→(#xx:3 of @ERd24)	-		1	i	1	<u> </u>	4
BST #xx:3,@aa:8	В					4				C→(#xx:3 of @aa:8)	-	-	1	1		_	4
BST #xx:3,@aa:16	В					9				C→(#xx:3 of @aa:16)	1	_	I	i	<u> </u>	1	2
BST #xx:3,@aa:32	В					8				C→(#xx:3 of @aa:32)	1	_	-	-	_	_	9
BIST #xx:3,Rd	В	2								¬ C→(#xx:3 of Rd8)	-		1	i	<u> </u>	_	_
BIST #xx:3,@ERd	В		4							¬ C→(#xx:3 of @ERd24)	1	-	ī	i	i	1	4
BIST #xx:3,@aa:8	В					4				¬ C→(#xx:3 of @aa:8)	1	-1	I	i	1	1	4
BIST #xx:3,@aa:16	В					9				¬ C→(#xx:3 of @aa:16)	1	-	ī	İ	<u> </u>	_	2
BIST #xx:3.@aa:32	В					80				л C→(#xx:3 of @aa:32)			I	i	 	_	9

EE         EE         Condition Code           2         4         1         H         N         Z         V           2         4         4         Co(4xx3 of Beat24)→C         1         H         N         Z         V           2         4         4         4         Co(4xx3 of Beat24)→C         1         H         N         Z         V           2         4         4         4         Co(4xx3 of Beat24)→C         1         1         H         N         Z         V           2         4         4         Co(4xx3 of Beat24)→C         1         1         1         H         N         Z         V           2         4         4         Co(4xx3 of Beat24)→C         1			Addre	ssing M	ode and	Instruc	Addressing Mode and Instruction Length (Bytes)	ıgth (B	/tes)							á	,
## ## ## ## ## ## ## ## ## ## ## ## ##	<u></u>					+uŊ∃				ocition		Cond	ition	Code		No. of States*1	P.*S
### ### ### ### ### ### ### ### ### ##	azio			u	EBu)	]@/uと	LOG			Operation						ls	pəsu
4 C. C. (#xx.3 of ReB(24)→C	xx#	XX#	uЫ		'p)@	I∃−@			_		-			>	ပ	Morm	ısvbA
4	В		12							C∧(#xx:3 of Rd8)→C	Ι	i i	-	1	$\leftrightarrow$	-	
6 C C ((#xx;3 of @aa:9)→C	В			4						C ∧ (#xx:3 of @ERd24) → C	I			1	$\leftrightarrow$	3	
6 C (A/#Xx;3 of @aa;16)→C	В		1				4			C <sub>^</sub> (#xx:3 of @aa:8)→C	I	1		1	$\leftrightarrow$	က	
6 C (Λ(#xx;3 of @aa;32)→C C C C C C C C C C C C C C C C C C C	В		1				9			C∧(#xx:3 of @aa:16)→C	I	_		1	$\leftrightarrow$	4	
4	В						8			C ∧(#xx:3 of @aa:32)→C	I			1	$\leftrightarrow$	5	
4	В		7							C^ [¬ (#xx:3 of Rd8)]→C	1	-	_	1	$\leftrightarrow$	-	
6 C. (-) (#xx.3 of @aa.3)]→C	В			4						C^ [¬ (#xx:3 of @ERd24)]→C	Ι	-		1	$\leftrightarrow$	3	
6 C \( \cap \) \( \text{twx;3 of @aa:16} \) \( \cap \)	В						4			C^ [¬ (#xx:3 of @aa:8)]→C	1			1	$\leftrightarrow$	3	
4 CV(#xx.3 of @aa.32)]→C C C C C (#xx.3 of @aa.32)]→C C C C C C C C C C C C C C C C C C C	В						9			C^ [¬ (#xx:3 of @aa:16)]→C	1			1	$\leftrightarrow$	4	
4 CV(#xx.3 of RdB)→C C C C C C C C C C C C C C C C C C C	В		1				80			C^ [¬ (#xx:3 of @aa:32)]→C	I			1	$\leftrightarrow$	2	
4	В		2	۵.						C√(#xx:3 of Rd8)→C	I		_	1	$\leftrightarrow$	_	
6 C∨(#xx3: of @aa:9)→C	В			4						C√(#xx:3 of @ERd24)→C	I	÷		-	$\leftrightarrow$	3	
6 C∨(#xx3: of @aa:16)→C	В						4			C∨(#xx3: of @aa:8)→C	1			1	$\leftrightarrow$	3	
4 CV(#xx3 of @aa:32)→C C C C C C C C C C C C C C C C C C C	В						9			C∨(#xx3: of @aa:16)→C	1		-	1	$\leftrightarrow$	4	
4	В						80			C√(#xx3: of @aa:32)→C	Ι	1	+	1	$\leftrightarrow$	2	
4	В		7							C∨ [¬ (#xx:3 of Rd8)]→C	Τ	İ	1	1	$\leftrightarrow$	-	
4 C∨ (¬ (#xx.3 of @aa.8)]→C	В			4						C∨ [¬ (#xx:3 of @ERd24)]→C	Τ	-	-	1	$\leftrightarrow$	3	
6 CV (¬ (#xx.3 of @aa.16)]→C	В						4			C∨ [¬ (#xx:3 of @aa:8)]→C	I	1	1	1	$\leftrightarrow$	3	
4 Co(#xx.3 of @aa.32)]→C	В						9			C∨ [¬ (#xx:3 of @aa:16)]→C	1			1	$\leftrightarrow$	4	
4 C⊕(#xx.3 of Rd8)→C	В						8			C∨ [¬ (#xx:3 of @aa:32)]→C	1	-	_	1	$\leftrightarrow$	2	
4	В		7							C⊕(#xx:3 of Rd8)→C	1	-		1	$\leftrightarrow$	-	
4 C⊕(#xx.3 of @aa:8)→C	В			4						C⊕(#xx:3 of @ERd24)→C	1	-	$\rightarrow$	1	$\leftrightarrow$	33	
6 C⊕(#xx.3 of @aa:16)→C	В			-			4			C⊕(#xx:3 of @aa:8)→C	1	-	_	1	$\leftrightarrow$	က	
4       C⊕(#xx.3 of @aas:32)→C	В			_			9	_		C⊕(#xx:3 of @aa:16)→C	1		_	1	$\leftrightarrow$	4	
4       C⊕I (#xx.3 of Rd8])→C       — — — — — — — — — — — — — — — — — — —	В						8			C⊕(#xx:3 of @aa:32)→C	1			1	$\leftrightarrow$	2	
C⊕ ¬ (#xx:3 of @ERd24)]→C       —	В		2							C⊕[¬ (#xx:3 of Rd8)]→C	1	-	-	1	$\leftrightarrow$	1	
C⊕(¬ (#xx;3 of @aa:8))→C       ¬ (¬ (¬ (¬ (¬ (¬ (¬ (¬ (¬ (¬ (¬ (¬ (¬ (¬	В			4						C⊕[¬ (#xx:3 of @ERd24)]→C	1			1	$\leftrightarrow$	3	
C⊕[¬ (#xx.3 of @aa:16])→C       — — — — —         C⊕[¬ (#xx.3 of @aa:32)]→C       — — — — —	В						4			C⊕[¬ (#xx:3 of @aa:8)]→C	1		<u> </u>	1	$\leftrightarrow$	3	
C⊕[¬(#xx:3 of @aa:32)]→C	В						9			C⊕[¬ (#xx:3 of @aa:16)]→C	1	-	-	1	$\leftrightarrow$	4	
	В						8			C⊕[¬(#xx:3 of @aa:32)]→C	Ι	İ	<u> </u>	1	$\leftrightarrow$	2	

G)
⊆
0
÷
ಕ
ž
Ξ.
š
~
=
_
$\overline{7}$
~
≂
ā
Brai
Bra

		Ac	dressi	ng Mo	de and	Instruc	tion L	Addressing Mode and Instruction Length (Bytes)	ytes)								2
į	č					+u <sub>N</sub>							Sond	ition	Condition Code	_	States*1
Mnemonic	Size			u	EBn)	]@/uչ			ומ	Operation							ls.
		XX#	uЫ	@EK	l,b)@	H3-@	@ 99	l,b)@ s@@	_		Branch Condition	-		N Z	>	ပ	Morm
3cc BRA d:8(BT d:8)	ı							2		if condition is true then	Always	Ī	<u> </u>	<u> </u>  -		1	2
BRA d:16(BT d:16)	I							4		PC←PC+d		Ī	i	1	1	1	3
BRN d:8(BF d:8)	ı							2		else next;	Never	Ī	1	1	1	1	2
BRN d:16(BF d:16)	ı							4				I	1	  -	_	1	3
BHI d:8	1							2			C\z=0	-	_			1	2
BHI d:16	I							4				1	<u>'</u>	<u> </u>	1	1	3
BLS d:8	I							2			Cvz=1	1	<u>'</u>	1	1	1	2
BLS d:16	Ι							4				1	<u> </u>	 	1	1	က
BCC d:8(BHS d:8)	1							2			C=0	1	1		_	1	2
BCC d:16(BHS d:16)	I							4				1	<u> </u>	<u> </u>	_	1	3
BCS d:8(BLO d:8)	I							2			C=1	1	<u> </u>	<u> </u>	1	1	2
BCS d:16(BLO d:16)	Ι							4				1	<u>'</u>	 	1	1	3
BNE d:8	Ι							2			Z=0	1	<u> </u> 	 	1	1	2
BNE d:16	1							4				Ī	<u> </u>		1	1	3
BEQ d:8	I							2			Z=1	1	_			1	2
BEQ d:16	I							4				1	<u> </u>	<u> </u>	_	1	3
BVC d:8	Ι							2			V=0	1	1	 	1	1	2
BVC d:16	Ι							4				1	1	1	1	1	3
BVS d:8	1							2			V=1	Ī	<u> </u>	<u> </u>	1	1	2
BVS d:16	I							4				I	1	1	1	1	က
BPL d:8	Ι							2			N=0	Ì	i	1	1	1	2
BPL d:16	1							4				Ī	<u> </u>	$\frac{\perp}{\perp}$	<u> </u>	1	3
BMI d:8	I							2			N=1	1	1	<u> </u> 	1	1	2
BMI d:16	-							4				1	1	1	1	1	3
BGE d:8	1							2			N⊕V=0	Ī	<u> </u>	_	_	1	2
BGE d:16	I							4				Ī	1	1	1	1	က
BLT d:8	Ι							2			N⊕V=1	Ì	i	1	1	1	7
BLT d:16	I							4				I	╣	1	1	1	က
BGT d:8	I							2			Z~(N⊕V)=0	1	1	1	1	1	7
BGT d:16	I						+	4				I	1	1	1	1	3
BLE d:8	I							2			Z√(N⊕V)=1	Ì	1	1	1	1	2
BLE d:16	I							4				Ī	İ	<u> </u>  -	1	1	က

			Ado	dressir	ng Moc	Addressing Mode and Instruction Length (Bytes)	nstruc	tion Le	angth (	(Bytes	_								ž	,
	in one	i i					+uN3					Copperation		0	Condition Code	io	Code		State	No. of States*1
		970			u	Egu)	@/uչ		(၁	BI		- Chelano							ję	рәэι
			xx#	цЯ	ØER	l,b)@	H3-@	68.0	I,b)@	200	_	<b>8</b> 3	Branch Condition	=	z	N	>	ပ	Morms	твурА
JMP	JMP @ERn	ı			2							PC←Ern		İ	1	1	1	Ι		2
	JMP @aa:24	ı						4				PC←aa:24		i	1	1	1	Ι	(,)	3
	JMP @@aa:8	ı								2		PC← @aa:8		1	1	1	1	Ι	4	2
BSR	BSR d:8	ı							2			PC→@-SP,PC←PC+d:8		i	1	1	1	1	က	4
	BSR d:16	ı							4			PC→@-SP,PC←PC+d:16		1		1	1	Ι	4	2
JSR	JSR @ERn	ı			2							PC→@-SP,PC←ERn		ī	_	1	1	Ι	3	4
	JSR @aa:24	ı						4				PC→@-SP,PC←aa:24		1	_	1	1	Ι	4	2
	JSR @@aa:8	1								2		PC→@-SP,PC←aa:8		<u>'</u>	<u> </u>  -	-	-	Ι	4	9
RTS	RTS	1									2	PC←@SP+		1	1	1	1	Ι	4	2

s
Ξ
≅
ō
Ξ
Instructions
Ξ
9
Ħ
Control
Svstem
į
9

				ŀ		:		-	!				L	l	l	l	l	L	
			Addı	essing	Mode	and In	structi	Addressing Mode and Instruction Length (Bytes)	gth (B	ytes)									ď
	Momonic	Sizo				Tuas					Ö	Oneration		Condition Code	ition	ပို	<u>e</u>	Š	States*1
		9715				Zu\@  EKu)		LC)			5	alion						91	pəsu
			xx#	uŊ	M3@		@ 99	pp @	200 0	_			-	_	z	> z	O	Morm	isvbA
TRAPA	TRAPA #x:2	I								2	PC→@-SP,CCR→@-SP, EXR→@-SP, <vector>→PC</vector>	>@-SP, tor>→PC	-	i i	<u> </u>	1	1		,[6]8 <sub>,*7</sub>
RTE	RTE	ı									EXR←@SP+,CCR←@SP+, PC←@SP+	{←@SP+,	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$		5[9]*7
SLEEP	SLEEP	ı									Transition to power-down state	down state	ı	İ	H	H	1		2
ПС	LDC #xx:8,CCR	В	2								#xx:8→CCR		$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$		_
	LDC #xx:8,EXR	В	4								#xx:8→EXR		Ι	Ť	<u> </u>	<u> </u>	  -		2
	LDC Rs,CCR	В		2							Rs8→CCR		$\leftrightarrow$	$\leftrightarrow$	· <i>·</i>	$\leftrightarrow$	<b>⇔</b>		_
	LDC Rs,EXR	В		2							Rs8→EXR		Ι	İ	<u> </u>	<u> </u>	1		_
	LDC @ERs,CCR	Μ			4						@ERs→CCR		$\leftrightarrow$	$\leftrightarrow$	· ·	<b>↑</b>	<b>↓</b>		3
	LDC @ERs,EXR	Μ			4						@ERs→EXR		Ι	İ	<u> </u>	+	1		3
	LDC @(d:16,ERs),CCR	8				9					@(d:16,ERs)→CCR	~	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$		4
	LDC @(d:16,ERs),EXR	Μ			_	9					@(d:16,ERs)→EXR	R	Ι	Ī	<u>'</u>	_			4
	LDC @(d:32,ERs),CCR	W			1	10					@(d:32,ERs)→CCR	R	$\leftrightarrow$	$\leftrightarrow$	· ·	1	<b>\$</b>   \$		9
	LDC @(d:32,ERs),EXR	*			_	10					@(d:32,ERs)→EXR	2	Ι	İ	1	1	<u> </u> 		9
	LDC @ERs+,CCR	Α				4					@ERs→CCR,ERs32+2→ERs32	32+2→ERs32	$\leftrightarrow$	$\leftrightarrow$	· ·	<b>∵</b>	$\leftrightarrow$		4
	LDC @ERs+,EXR	*				4					@ERs→EXR,ERs32+2→ERs32	32+2→ERs32	Ι	1	<u> </u>	1	1		4
	LDC @aa:16,CCR	۸					9	_			@aa:16→CCR		$\leftrightarrow$	$\leftrightarrow$	· <i>·</i>	$\leftrightarrow$	$\leftrightarrow$		4
	LDC @aa:16,EXR	8					9	_			@aa:16→EXR		Ι	Ť	<u> </u>	<u> </u>	$\frac{1}{1}$		4
	LDC @aa:32,CCR	Α					8	_			@aa:32→CCR		$\leftrightarrow$	$\leftrightarrow$	· <i>·</i>	$\leftrightarrow$	<b>⇔</b>		2
	LDC @aa:32,EXR	Μ					8	_			@aa:32→EXR		Ι	Ť	<u> </u>	1	<u> </u>		2

			Add	ressing	Mode	and Ir	struct	Addressing Mode and Instruction Length (Bytes)	gth (B	/tes)								1	٠,
	.i.						+u>=					a company of the comp		Cond	ition	Condition Code		States*1	r.*s
	Minemonic	əzic					1@/uչ	(Od				Operation						la	pəɔı
			xx#	uЫ	N3@	ı'p)@		@99 	1,b)@  5@@	_			-	_	N Z	>	ပ	Morms	ısvbA
STC	STC CCR,Rd	В		2							0	CCR→Rd8	I	İ	<u> </u>  -	1	Ι	-	
	STC EXR,Rd	В		2							ш	EXR→Rd8	ı	1	<u> </u>  -	1	I	-	
	STC CCR,@ERd	>			4						0	CCR→@ERd	ı	1	<u> </u> 	1	I	က	
	STC EXR,@ERd	8			4						ш	EXR→@ERd	ı	1	1	1	I	က	
	STC CCR, @ (d: 16, ERd)	٨				9					0	CCR→@(d:16,ERd)	I	-	_	_	I	4	
	STC EXR,@(d:16,ERd)	W			_	9					ш	EXR→@(d:16,ERd)	1	<u> </u>		_	1	4	
	STC CCR, @ (d: 32, ERd)	8			_	10					0	CCR→@(d:32,ERd)	1	<u> </u>	<u> </u> 	1	1	9	
	STC EXR, @ (d:32, ERd)	8			_	10					ш	EXR→@(d:32,ERd)	1	İ	<u> </u>  -	1	Ι	9	
	STC CCR,@-ERd	<b>M</b>				_	4				Ш	ERd32-2→ERd32,CCR→@ERd	I	1	1	1	I	4	
	STC EXR,@-ERd	٨					4				Ш	ERd32-2→ERd32,EXR→@ERd	I		_	_	I	4	
	STC CCR,@aa:16	٨						9			0	CCR→@aa:16	I	1	_	_	I	4	
	STC EXR,@aa:16	Μ						9			ш	EXR→@aa:16	Ι	İ	<u> </u>	1	1	4	
	STC CCR,@aa:32	۸						8			0	CCR→@aa:32	1	<u>'</u>	1	1	1	5	
	STC EXR,@aa:32	8						8			ш	EXR→@aa:32	1	İ	<u> </u>  -	1	I	2	
ANDC	ANDC #xx:8,CCR	В	2								0	CCR∧#xx:8→CCR	$\Rightarrow$	<b>*</b>	1	<b>\$</b>	$\leftrightarrow$	1	
	ANDC #xx:8,EXR	В	4								ш	EXR^#xx:8→EXR	I	1	<u> </u>	1	1	2	
ORC	ORC #xx:8,CCR	В	2								0	CCR√#xx:8→CCR	$\leftrightarrow$	$\leftrightarrow$	<b>∵</b>	<b>‡</b>	$\leftrightarrow$	1	
	ORC #xx:8,EXR	В	4								ш	EXR∨#xx:8→EXR	1	İ	<u> </u>  -	1	1	2	
XORC	XORC #xx:8,CCR	В	2								0	CCR⊕#xx:8→CCR	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	-	
	XORC #xx:8,EXR	В	4								ш	EXR⊕#xx:8→EXR	1	<u> </u>	<u> </u> 	1	1	7	
NOP	NOP	1				_				2		PC←PC+2	1	<u> </u>		_   -	I	1	

# Block Transfer Instructions 8

č	States*1	рәэι	ısvbA	4+2n*2
2	Star	g je	Morm	4+2
			ວ	1
	ode		۸	1
	Condition Code		Z	1
	diţi		z	1
	ဒိ		I	1
			_	1
	Oneration			if R4L ≠ 0
s)			-	4 4
(Byte		ei	:00 00	
-ength		(Od	(p)@	
ction			@ 99	
Instru	+uN3	@/uչ	I∃−®	
de and		EBn)	ı'p)@	
ng Moc		u	@EB	
Addressing Mode and Instruction Length (Bytes)			иŊ	
Adc			XX#	
	0120	010		1 1
	Momorphis			EEPMOV.B  EEPMOV.W
				ЕЕРМОV

The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory Notes:

- n is the initial setting of R4L or R4.
- Seven states for saving or restoring two registers, nine states for three registers, or eleven states for four registers. က်
- are required for execution of a MULXU instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction One additional state is required for execution immediately after a MULXU, MULXS, or STMAC instruction. Also, a maximum of three additional states such as NOP) between a MAC instruction and a MULXU instruction, the MULXU instruction will be two states longer. 4.
  - For example, if there is a one-state instruction (such as NOP) between a MAC instruction and a MULXS instruction, the MULXS instruction will be one A maximum of two additional states are required for execution of a MULXS instruction within two states after execution of a MAC instruction. 5
- For example, if there is a one-state instruction (such as NOP) between a MAC instruction and one of these instructions, that instruction will be two states A maximum of three additional states are required for execution of one of these instructions within three states after execution of a MAC instruction. 6
- Values in parentheses ( ) are for the H8S/2000 CPU. Values in square brackets [ ] apply to interrupt control modes 2 and 3.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.

- Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- These instructions are supported only by the H8S/2600 CPU.

10 Ξ

- Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0. Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0. 38
  - Retains its previous value when the result is zero; otherwise cleared to 0.
    - Set to 1 when the divisor is negative; otherwise cleared to 0.
  - Set to 1 when the divisor is zero: otherwise cleared to 0. 6 6 6
- Set to 1 when the quotient is negative; otherwise cleared to 0.
- MAC instruction results are indicated in the flags when the STMAC instruction is executed.
  - One additional state is required for execution when EXR is valid.

# 2.4 Instruction Code

**Table 2.2** Instruction Codes

								Instruction Format	n Format				
Instruction	Mnemonic	Size		1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ADD	ADD.B #xx:8,Rd	Ф	8	Б	IMM								
	ADD.B Rs,Rd	ω	0	8	rs rd								
	ADD.W #xx:16,Rd	>	7	6	1 rd	IMM	Σ						
	ADD.W Rs,Rd	≥	0	6	rs rd								
	ADD.L #xx:32,ERd	_	7	∢	1 : 0: erd		Ž	MM					
	ADD.L ERS,ERd	_	0	∢	1 ers 0 erd								
ADDS	ADDS #1,ERd	_	0	ш	0 0 erd								
	ADDS #2,ERd	_	0	ш	8 :0: erd								
	ADDS #4,ERd	٦	0	В	9 0 erd								
ADDX	ADDX #xx:8,Rd	Ф	6	5	IMM								
	ADDX Rs,Rd	m	0	ш	rs rd								
AND	AND.B #xx:8,Rd	В	Ш	Þ	IMM								
	AND.B Rs,Rd	Ф	-	9	rs rd								
	AND.W #xx:16,Rd	8	7	6	6 : rd	IMM	M						
	AND.W Rs,Rd	≥	9	9	rs rd								
	AND.L #xx:32,ERd	٦	2	٧	6 :0: erd		N	IMM					
	AND.L ERS,ERd	٦	0	-	ь о	9 : 9	0 ers 0 erd						
ANDC	ANDC #xx:8,CCR	В	0	9	IMM								
	ANDC #xx:8,EXR	В	0	1	4 : 1	0 6	IMM						
BAND	BAND #xx:3,Rd	В	2	9	0 IMM rd								
	BAND #xx:3,@ERd	В	7	၁	0 erd 0	9 2	0 IMMI 0						
	BAND #xx:3,@aa:8	В	7	В	abs	9 2	0 IMM 0						
	BAND #xx:3,@aa:16	ш	9	∢	1 0	abs	S	9 /	0 IMME 0				
	BAND #xx:3,@aa:32	В	9	4	3 : 0		at	abs		9 2	0 MMI:0		
Bcc	BRA d:8 (BT d:8)	I	4	0	dsib								
	BRA d:16 (BT d:16)	Ι	2	8	0 0	disp	dı						
	BRN d:8 (BF d:8)	I	4	1	dsib								
	BRN d:16 (BF d:16)	I	2	8	1 0	dsib	dı						
	BHI d:8	I	4	2	disp								
	BHI d:16	Ι	2	8	2 0	disp	dı						
	BLS d:8	1	4	က	disp								
	BLS d:16	I	2	æ	3	disp	ď						
	BCC d:8 (BHS d:8)	I	4	4	dsib								

								Instruction Format	n Format				
Instruction	Mnemonic	Size	1st byte		2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
Bcc	BCC d:16 (BHS d:16)	1	2	80	0	dsip	۵						
	BCS d:8 (BLO d:8)	ı	4	2	dsib								
	BCS d:16 (BLO d:16)	Ι	2	8	5 : 0	disp	р						
	BNE d:8	I	4	9	disp								
	BNE d:16	I	- 9	8	0 9	dsib	р						
	BEQ d:8	I	4		disp								
	BEQ d:16	1	2	8	0 : 2	dsip	d						
	BVC d:8	Ι	. 4	8	dsip								
	BVC d:16	1	2	8	8 : 0	dsip	р						
	8:p S/A	I	. 4	6	dsip								
	BVS d:16	1		8	0 : 6	dsip	d						
	8:P Td8	1	, 4	Α	disp								
	BPL d:16	I		8	0 A	dsip	d						
	BMI d:8	1	4	В	disp								
	BMI d:16	I	: 9	8	B : 0	dsip	d						
	BGE d:8	1	7	С	disp								
	BGE d:16	I	9	8	0 : 0	dsip	d						
	BLT d:8	I	1 : 4	D	disp								
	BLT d:16	1	2	8	0	disb	ď						
	BGT d:8	I		Е	disp								
	BGT d:16	I		<b>®</b>	О	disb	Ф						
	BLE d:8	Ι	4	F	disp								
	BLE d:16	1		80	0	disb	۵						
BCLR	BCLR #xx:3,Rd	മ		2 0	0:IMM: rd								
	BCLR #xx:3,@ERd	Δ			0 erd 0	. 2							
	BCLR #xx:3,@aa:8	М		ш	aps	7 : 2	0 :IMM: 0						
	BCLR #xx:3,@aa:16	Ф	9	∢	8	abs	s	7 : 2	0 :IMM: 0				
	BCLR #xx:3,@aa:32	Ф	9	A	3 8		at	abs		7 2	0 :IMM: 0		
	BCLR Rn,Rd	В	. 9	2	rn : rd								
	BCLR Rn,@ERd	Ф	2	0	0 erd 0	6 : 2	0 						
	BCLR Rn,@aa:8	В		ш	abs	6 : 2	n : 0						
	BCLR Rn,@aa:16	ш		4	8	abs	s	6 : 2	o				
	BCLR Rn,@aa:32	В		4			af	abs		6 . 2	0 		

Instruction	Mnemonic	Size						Instruction Format	n Format				
		2	1st	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BIAND	BIAND #xx:3,Rd	В	7	9	1 IMM rd								
	BIAND #xx:3,@ERd	В	7	၁	0 erd 0	9 2	1 IMM 0						
	BIAND #xx:3,@aa:8	В	7	Е	abs	9 2	1 IMM 0						
	BIAND #xx:3,@aa:16	В	. 9	А	1 0	а	abs	9 2	1 IMM: 0				
	BIAND #xx:3,@aa:32	В	9	Α	3 0		a	abs		9 2	1 IMM: 0		
BILD	BILD #xx:3,Rd	В	7	7	1 IMM rd								
	BILD #xx:3,@ERd	В	7	ပ	0 erd 0	7 : 7	1 IMM 0						
	BILD #xx:3,@aa:8	В	7	ш	abs	7 7	1 IMM 0						
	BILD #xx:3,@aa:16	В	9	Α	1 0	а	abs	2 2	1 IMM 0				
	BILD #xx:3,@aa:32	В	9	А	3 0		a	abs		7 7	1 IMM 0		
BIOR	BIOR #xx:3,Rd	В	7	4	1 IMM rd								
	BIOR #xx:3,@ERd	В	7	C	0 erd 0	7 4	1 IMM 0						
	BIOR #xx:3,@aa:8	В	7	ш	abs	7 4	1 IMM 0						
	BIOR #xx:3,@aa:16	В	9	A	1 0	B	abs	7 : 4	1:IMM: 0				
	BIOR #xx:3,@aa:32	Ф	9	A	3		- B	abs		7 4	1 IMM 0		
BIST	BIST #xx:3,Rd	В	9	7	1 IMM rd								
	BIST #xx:3,@ERd	Ф	7	۵	0 erd 0	2 : 9	1 :IMM: 0						
	BIST #xx:3,@aa:8	В	7	ш	abs	2 9	1 IMM 0						
	BIST #xx:3,@aa:16	В	9	А	1 8	а	abs	2 9	1 IMM 0				
	BIST #xx:3,@aa:32	В	9	Α	3		a	abs		2 9	1 IMM: 0		
BIXOR	BIXOR #xx:3,Rd	В	7	5	1 IMM rd								
	BIXOR #xx:3,@ERd	В	7	С	0 erd 0	2 2	1 IMM 0						
	BIXOR #xx:3,@aa:8	В	7	Е	abs	7 5	1 IMM 0						
	BIXOR #xx:3,@aa:16	В	9	А	1 0	В	abs	7 5	1:IMM: 0				
	BIXOR #xx:3,@aa:32	В	9	A	3 : 0		ä	abs		7 5	1:IMM: 0		
BLD	BLD #xx:3,Rd	ш	7	7	l								
•	BLD #xx:3,@ERd	ш	_	O	0 erd 0								
	BLD #xx:3,@aa:8	ш	_	ш	aps	7 : 7	0:IMM: 0						
·	BLD #xx:3,@aa:16	ш	9	٨	1 0	В	abs	7 : 7	0 : IMM: 0				
	BLD #xx:3,@aa:32	В	9	А	3 0		Ö	abs		7 : 7	0 :IMM: 0		
BNOT	BNOT #xx:3,Rd	В	7	-	0 IMM rd								
•	BNOT #xx:3,@ERd	В	7	D	0 erd 0	7 1	0 IMMI 0						
	BNOT #xx:3,@aa:8	В	7	н	aps	7 : 1	0 IMMI 0						
•	BNOT #xx:3,@aa:16	В	9	Α	- 8	m	abs	7 1	0 IMM: 0				
	BNOT #xx:3,@aa:32	В	9	Α	3		a	abs		7 1 1	0 :IMM; 0		
	BNOT Rn,Rd	В	9	-	rn rd								

		,						Instruction Format	n Format				
Instruction	Mnemonic	Size	1st byte	ē.	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BNOT	BNOT Rn, @ERd	В	7	0	0 erd 0	6 1	rn : 0						
	BNOT Rn,@aa:8	В	2	ш	abs	6 . 1	o 						
	BNOT Rn,@aa:16	В	9	A	1 8	a	abs	6 : 1	rn : 0				
	BNOT Rn,@aa:32	В	9	4	3		В	abs		6 : 1	rn : 0		
BOR	BOR #xx:3,Rd	В	2	4	0 IMM rd								
	BOR #xx:3,@ERd	В		S	0 erd 0	7 4	0 MMI:0						
	BOR #xx:3,@aa:8	В		ш	abs	7 4	0 :MMI: 0						
	BOR #xx:3,@aa:16	ш	9	<	1	a	abs *1	7 : 4	0 MMI: 0				
	BOR #xx:3,@aa:32	В	. 9	Α	3 : 0		а	abs		7 4	0 IMMI: 0		
BSET	BSET #xx:3,Rd	В	2	0	0 IMM rd								
	BSET #xx:3,@ERd	В		٥	0 erd 0	0 2	0 :IMM: 0						
	BSET #xx:3,@aa:8	В	7	ь	abs	0 2	0 MMI 0						
	BSET #xx:3,@aa:16	В	9	4	1 8	a	abs	2 0	0 MMI 0				
	BSET #xx:3,@aa:32	В	. 9	A	3 : 8		а	abs		7 0	0 IMMI 0		
	BSET Rn,Rd	В	9	0	rn : rd								
	BSET Rn, @ERd	а	2	٥	0 erd 0	0 : 9	0 						
	BSET Rn, @aa:8	Ф	2	ш	abs	0 : 9	0						
	BSET Rn, @aa:16	В	9	A	1 : 8	a	abs	0 : 9	rn : 0				
	BSET Rn,@aa:32	В	9	A	3 8		а	abs		0 9	m : 0		
BSR	BSR d:8	Ι	2	2	dsip								
	BSR d:16	١	2	ပ	0 0	ਰ	dsib						
BST	BST #xx:3,Rd	В	9	7 (	0 IMM rd								
	BST #xx:3,@ERd	В	7	D 0	0 erd 0	2 9	0 :IMM: 0						
	BST #xx:3,@aa:8	В		ш	abs	2 9	0 IMMI: 0						
	BST #xx:3,@aa:16	В		∢		B	abs	2 9	0 IMM: 0				
	BST #xx:3,@aa:32	В	9	٧	3 : 8		В	abs		2 9	0 IMMI 0		
BTST	BTST #xx:3,Rd	В		3									
	BTST #xx:3,@ERd	В	7	ပ	0 erd 0	7 : 3	0 :IMMI: 0						
	BTST #xx:3,@aa:8	В	7	ш	abs	7 3	0 MMI 0						
	BTST #xx:3,@aa:16	В	9	⋖	1 0	B	abs	7 : 3	0 :IMM: 0		ļ		
	BTST #xx:3,@aa:32	В	9	4	3		w	abs		7 3	0 :IMM: 0		
	BTST Rn,Rd	В	 9	3	r rd								
	BTST Rn,@ERd	В		ပ	0 erd 0	9	n 0						
	BTST Rn,@aa:8	В	7	ш	abs	6 3	m 0						
	BTST Rn,@aa:16	Ф	9	∢	1 : 0	В	abs	9	0 				
	BTST Rn,@aa:32	В	9	∢	3		B	abs		9	0 		



a citoriate a	oja omos M						Instruction Format	n Format				
		0120	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BXOR	BXOR #xx:3,Rd	В	2 2	0 IMM rd								
	BXOR #xx:3,@ERd	В	2 C	0 erd 0	7 5	0 IMM 0						
	BXOR #xx:3,@aa:8	В	7 E	aps	7 : 5	0 :IMM: 0						
•	BXOR #xx:3,@aa:16	В	9 	1 0	В	abs	7 : 5	0 :IMM: 0				
	BXOR #xx:3,@aa:32	В	6 : A	3 : 0		abs	SC		7 : 5	0 :IMM: 0		
CLRMAC*1	CLRMAC	_	0 1	0 Y								
CMP	CMP.B #xx:8,Rd	В	A	MMI								
	CMP.B Rs, Rd	В	1 : C	rs rd								
	CMP.W #xx:16,Rd	W	6 2	2 : rd		IMM						
	CMP.W Rd,Rd	W	1 : D	rs rd								
	CMP.L #xx:32, ERd	Г	7 . A	2 0 erd		MI	IMM					
	CMP.L ERS,ERd	_	<b>-</b>	1 ers 0 erd								
DAA	DAA Rd	В	0 : F	0 rd								
DAS	DAS Rd	В	- 	0 rd								
DEC	DEC.B Rd	В	1 A	0 i rd								
	DEC.W #1,Rd	W	1 : B	5 rd								
	DEC.W #2,Rd	W	1 : B	D rd								
	DEC.L #1,ERd	٦	1 B	7 0 erd								
	DEC.L #2,ERd	Γ	1 : B	F 0 erd								
DIVXS	DIVXS.B Rs,Rd	В	0 1	0 О	5 1	rs rd						
	DIVXS.W RS,ERd	W	0 : 1	0 : O	5 3	rs 0 erd						
DIVXU	DIVXU.B Rs,Rd	В	5 : 1	rs rd								
	DIVXU.W Rs,ERd	W	5 3	rs 0 erd								
EEPMOV	EEPMOV.B	I		5 C	5 . 9	8 						
	EEPMOV.W	_	7 B	D : 4	5 : 9	8 : F						
EXTS	EXTS.W Rd	W	1 7	D rd								
	EXTS.L ERd	7	1 7	F 0 erd								
EXTU	EXTU.W Rd	W	1 7	2 rd								
	EXTU.L ERd	Г	1 7	7 0 erd								
INC	INC.B Rd	В	0 : A	0 rd								
	INC.W #1,Rd	W	0 B	5 : rd								
	INC.W #2,Rd	≥	В 	D								
	INC.L #1,ERd	٦	0 B	7 0 erd								
	INC.L #2,ERd	Г	В 	F :0 erd								

2014011	, in case of the	į					Instruction Format	ו Format				
III III III III III III III III III II		2710	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
JMP	JMP @ERn	Ι	5 : 9	0 : ern : 0								
	JMP @aa:24	I	2		abs							
	JMP @aa:8	Ι	2 : B	abs								
JSR	JSR @ERn	Ι	5 D	0 ern 0								
	JSR @aa:24	Ι	2 : E		abs							
	JSR @@aa:8	1	5 . F	abs								
TDC	LDC #xx:8,CCR	В	2 0	IMM								
	LDC #xx:8,EXR	В	0 : 1	4	2 0	IMM						
	LDC Rs,CCR	В	0	0 : rs								
	LDC Rs,EXR	В	0 : 3	1 : rs								
	LDC @ERs,CCR	Μ	0 : 1	4 0	6 9	0 ers 0						
	LDC @ERs,EXR	Μ	0 1	4 : 1	6 9	0 sus 0						
	LDC @(d:16,ERs),CCR	≥	0	4 0	9	0 sers 0	disp	ds				
	LDC @(d:16,ERs),EXR	≥	0	4 1	 9	0 ers 0	disb	ds				
	LDC @(d:32,ERs),CCR	Ν	0 1	4 : 0	7 8	0 ers 0	9 B	2 0		dis	disp	
	LDC @(d:32,ERs),EXR	≥	0	4	7 8	0 ers 0	6 B	2 : 0		di	disp	
	LDC @ERs+,CCR	>	0	4	Q 9	0 ers 0						
	LDC @ERs+,EXR	≷	0 : 1	4 : 1	0 : 9	0 ers 0						
	LDC @aa:16,CCR	≥	0	4	В 9	0 0	abs	S				
	LDC @aa:16,EXR	≷	0	4 1	 9	0 : 0	ab	abs				
	LDC @aa:32,CCR	٨	0 : 1	4 0	9 B	2 : 0		abs	S			
	LDC @aa:32,EXR	>	0	4	9 9	2 0		abs	6			
LDM	LDM.L @SP+,(ERn-ERn+1)	٦ (	0 1	1 0	Q 9	7 :0 em+1						
	LDM.L @SP+,(ERn-ERn+2)	_	0	2 0	Q 9	7 :0 em+2						
	LDM.L @SP+,(ERn-ERn+3)	_	0	3	9	7 :0:em+3						
LDMAC*1	LDMAC ERS,MACH	_		2 :0: ers								
	LDMAC ERS,MACL	_	0	3 0 ers								
MAC*1	MAC @ERn+,@ERm+	I	0	0 9	O 9	0 : ern :0 :erm						
MOV	MOV.B #xx:8,Rd	Ф		∑ ∑								
	MOV.B Rs,Rd	ш	ပ 	rs rd								
	MOV.B @ERs,Rd	М	9	0 ers rd								
	MOV.B @(d:16,ERs),Rd	В	 9	0 ers rd	ਚੋ	disp						
	MOV.B @(d:32,ERs),Rd	В	7 : 8	0 ers 0	¥ 9	2 rd		disb				
	MOV.B @ERs+,Rd	ш	ပ 9	0 ers rd								
	MOV.B @aa:8,Rd	В	2 rd	abs								
	MOV.B @aa:16,Rd	В	9 	 p	В	abs						



ncitonation	Momonia	<u></u>						Instruction Format	n Format				
		2	1st byte	2	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
MOV	MOV.B @aa:32,Rd	В	9 .	2	rd		9	abs					
	MOV.B Rs, @ERd	ш	9	1; erd	erd: rs								
	MOV.B Rs, @(d:16,ERd)	ш	 9	1 erd	erd: rs		disp						
	MOV.B Rs, @ (d:32, ERd)	Ф	7 8	0	erd 0	9 9	A rs		disp	ds			
	MOV.B Rs, @-ERd	Ф	 9	1 erd	erd: rs								
	MOV.B Rs,@aa:8	В	3s		abs								
	MOV.B Rs, @aa:16	В	9 	8	IS		abs						
	MOV.B Rs,@aa:32	m	9 	⋖	2		.0	abs					
	MOV.W #xx:16,Rd	≥	2 9	0	5		IMM						
	MOV.W Rs,Rd	8	0 : D	ស	rd .								
	MOV.W @ERs,Rd	8	6 : 9	0 ers	ers: rd								
	MOV.W @(d:16,ERs),Rd	≥	9 	0 ers	ers rd		disp						
	MOV.W @(d:32,ERs),Rd	>	7 8	0 ers	ers 0	9	2 : rd		disp	ď			
	MOV.W @ERs+,Rd	≥	 9	0 ers	ers: rd								
	MOV.W @aa:16,Rd	٨	9 B	0	rd		abs						
	MOV.W @aa:32,Rd	≥	9	2	5			abs					
	MOV.W Rs,@ERd	٨	6 : 9	1; erd	erd: rs								
	MOV:W Rs,@(d:16,ERd)	8		1: erd	erd rs	,	disp						
	MOV.W Rs, @ (d:32, ERd)	8	8 2	0: erd	o pi	9 : B	A rs		disp	ďς			
	MOV.W Rs, @-ERd	≥	9	1 erd	rd: rs								
	MOV.W Rs,@aa:16	≷	9	8	S.		abs						
	MOV.W Rs,@aa:32	≥	 9	⋖	Σ		w	abs					
	MOV.L #xx:32,Rd	٦	7 A	0	0 erd		=	IMM					
	MOV.L ERS,ERd	_		1 ers	ers 0 erd								
	MOV.L @ERS,ERd	_	0	0	0	6 : 9	0 ers 0 erd						
	MOV.L @(d:16,ERs),ERd	_	0	0	0		0 ers 0 erd		dsib				
	MOV.L @(d:32,ERs),ERd	_	0	0	0	7 8	0 ers 0	B	2 ; 0; erd		ē	disp	
	MOV.L @ERs+,ERd	_	0	0	0	O 9	0 ers 0 erd						
	MOV.L @aa:16,ERd	_	0	0	0	 9	0 : 0; erd		abs				
	MOV.L @aa:32,ERd	_		0	0	9 9	2 0 erd		abs	St			
	MOV.L ERs,@ERd	_	0	0	0	9	1 erd 0 ers						
	MOV.L ERs,@(d:16,ERd)	_	0	0	0	 9	1; erd: 0; ers		disp				
	MOV.L ERS, @(d:32, ERd)*2	_	0	0	0	7 8	0 erd 0	9	A :0; ers		Θ	disp	
	MOV.L ERs, @-ERd	_	0	0	0	О  9	1 erd 0 ers						
	MOV.L ERs,@aa:16	_	0	0	0	 9	8 : 0; ers		abs				
	MOV.L ERs,@aa:32	_	0	0	0	9 9	A 0 ers		aps	St			

30,100	- Cincom									Instruction Format	Format				
III III III III III III III III III II		97IC	1st	1st byte	2nd	2nd byte	3rd byte	4th byte		5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
MOVFPE	MOVFPE @aa:16,Rd	В	9	٧	4	Þ	w	abs							
MOVTPE	MOVTPE Rs,@aa:16	ш	9	∢	ပ	<u>د</u>	10	abs							
MULXS	MULXS.B Rs,Rd	В	0	1	ပ	0	5 0	rs :	rd						
	MULXS.W Rs,ERd	≥	0	-	ပ	0	5 2	rs :0:	0 erd						
MULXU	MULXU.B Rs,Rd	В	2	0	LS	p									
	MULXU.W Rs, ERd	Μ	2	2	rs	0 erd									
NEG	NEG.B Rd	М	-	7	∞	2									
	NEG.W Rd	Μ	1	7	6	p									
	NEG.L ERd	٦	1	7	В	0 erd									
NOP	NOP	Ι	0	0	0	0									
NOT	NOT.B Rd	В	-	7	0	<u>p</u>									
	NOT.W Rd	≥	-	7	-	2									
	NOT.L ERd	٦	-	7	3	0 erd									
OR	OR.B #xx:8,Rd	В	C	rd	=	IMM									
	OR.B Rs, Rd	В	-	4	S.	Þ									
	OR.W #xx:16,Rd	8	2	6	4	<u>p</u>	=	IMM							
	OR.W Rs,Rd	8	9	4	rs	Þ									
	OR.L #xx:32, ERd	_	_	∢	4	0 erd			M						
	OR.L ERS,ERd	٦	0	-	ш	0	6 . 4	0; ers :0; erd	erd						
ORC	ORC #xx:8,CCR	В	0	4	=	IMM									
	ORC #xx:8,EXR	В	0	-	4	-	0 4	MM							
POP	POP:W Rn	≥	9	۵	7	٤									
	POP.L ERn	_	0	-	0	0	O 9	7 :0:	:0:ern						
PUSH	PUSH.W Rn	≥	9	۵	ш	E									
	PUSH.L ERn	_	0	-	0	0	9	Р.	0 ern						
ROTL	ROTL.B Rd	М	-	2	80	5									
	ROTL.B #2,Rd	М	-	2	ပ	5									
	ROTL.W Rd	≥	-	2	၈	5									
	ROTL.W #2,Rd	≥	-	2	۵	Þ									
	ROTL.L ERd	_	-	2	М	0 erd									
	ROTL.L #2,ERd	_	-	2	ш	0 erd									
ROTR	ROTR.B Rd	В	-	3	80	p									
'	ROTR.B #2,Rd	В	-	3	ပ	Þ									
	ROTR.W Rd	≥	-	ဗ	စ	Þ									
	ROTR.W #2,Rd	≥	-	3	۵	p 									

Instruction	Momoric	Sizo						Instruction Format	ו Format				
		2	1st	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ROTR	ROTR.L ERd	٦	1	3	B 0 erd								
	ROTR.L #2,ERd	٦	-	3	F 0 erd								
ROTXL	ROTXL.B Rd	В	-	2	0								
	ROTXL.B #2,Rd	В	1	2	4 rd								
	ROTXL.W Rd	≥	1	2	1 rd								
	ROTXL.W #2,Rd	≥	-	2	5 rd								
	ROTXL.L ERd	_	-	2	3 0 erd								
	ROTXL.L #2,ERd	_	_	2	7 0 erd								
ROTXR	ROTXR.B Rd	В	1	3	0 rd								
	ROTXR.B #2,Rd	В	_	8	4 rd								
	ROTXR.W Rd	Μ	-	3	1 rd								
	ROTXR.W #2,Rd	≥	_	8	5 rd								
	ROTXR.L ERd	_	_	3	3 :0 erd								
	ROTXR.L #2,ERd	_	-	8	7 0 erd								
RTE	RTE	ı	2	9	0 2								
RTS	RTS	ı	2	4	0 2								
SHAL	SHAL.B Rd	Ф	-	0	p								
	SHAL.B #2,Rd	В	-	0	D D								
	SHAL.W Rd	≥	-	0	p 6								
	SHAL.W #2,Rd	≥	1	0	D								
	SHAL.L ERd	_	-	0	B 0 erd								
	SHAL.L #2,ERd	٦	1	0	F 0 erd								
SHAR	SHAR.B Rd	В	1	1	8 rd								
	SHAR.B #2,Rd	В	-	-	C : rd								
	SHAR.W Rd	≥	-	-	p. 6								
	SHAR.W #2,Rd	8	1	1	D rd								
	SHAR.L ERd	_	1	-	B 0 erd								
	SHAR.L #2,ERd	Г	1	1	F :0 erd								
SHLL	SHLL.B Rd	В	-	0	0								
	SHLL.B #2,Rd	В	1	0	4 rd								
	SHLL.W Rd	≥	-	0	1 rd								
	SHLL.W #2,Rd	Μ	1	0	5 rd								
	SHLL.L ERd	_	-	0	3 0 erd								
	SHLL.L #2,ERd	_	1	0	7 :0: erd								
SHLR	SHLR.B Rd	В	-	-	0 : rd								
	SHLR.B #2,Rd	В	-	-	4 rd								

2011011	oi nomen	0:-0								Instr	Instruction Format	-ormat				
		0170	1st	1st byte	2nd byte	e J	3rd byte	_	4th byte	5th byte	-te	6th byte	7th byte	8th byte	9th byte	10th byte
SHLR	SHLR.W Rd	W	-	-	1	rd										
	SHLR.W #2,Rd	Ν	-	-	2	p.										
	SHLR.L ERd	L	1	-	3 :0	0 erd										
	SHLR.L #2,ERd	L	1	-	7 0	0 erd										
SLEEP	SLEEP	1	0			0										
STC	STC.B CCR,Rd	В	0	2	0	ē										
	STC.B EXR,Rd	В	0	2	-	p.										
	STC.W CCR,@ERd	8	0	-	4	0	9	9	1 erd 0							
	STC.W EXR,@ERd	Μ	0	-	4	-	9	9	1 erd 0							
	STC.W CCR,@(d:16,ERd)	Μ	0	-	4	0	9	Е 1	1:erd: 0		disp					
	STC.W EXR, @(d:16, ERd)	Χ	0	τ	4	-	9	Т 1	1 erd 0		disp					
	STC.W CCR,@(d:32,ERd)	W	0	-	4	0	3	8	0 erd 0	9	В	0 Y		dsip	ds	
	STC.W EXR,@(d:32,ERd)	W	0	1	4	1	3 2	8 0	0 erd 0	9	В	0 Y		dis	disp	
	STC.W CCR,@-ERd	W	0	٠	4	0	] : 9	D 1	1 erd 0							
	STC.W EXR,@-ERd	8	0	-	4	-	9	7	1 erd 0							
	STC.W CCR,@aa:16	8	0	-	4	0	9	В	0		aps					
	STC.W EXR,@aa:16	≥	0	-	4	-	9	В	0 8		aps					
	STC.W CCR,@aa:32	Μ	0	-	4	0	9	В	0 A			abs	s			
	STC.W EXR,@aa:32	≥	0	-	4	-	9	а В	0 W			abs	s			
STM	STM.L (ERn-ERn+1), @-SP	L	0	-	-	0	] : 9	٥	F 0 ern							
	STM.L (ERn-ERn+2),@-SP	L	0	1	2	0	] : 9	D	F :0; ern							
	STM.L (ERn-ERn+3), @-SP	L	0	-	 С	0	9	۵	F 0 ern							
STMAC*1	STMAC MACH,ERd	L	0	2	2 0	0 ers										
	STMAC MACL, ERd	٦	0	2	3 :0	0 ers										
SUB	SUB.B Rs,Rd	В	-	8		p										
	SUB.W #xx:16,Rd	W	7	6	3	rd		IMM								
	SUB.W Rs,Rd	≷	-	6 		Ð										
	SUB.L #xx:32,ERd	L	7	٧	3 0	0 erd			¥	IMM						
	SUB.L ERS,ERd	L	l	٧	1 ers 0 erd	erd										
SUBS	SUBS #1,ERd	L	1	В	0 0	0 erd										
	SUBS #2,ERd	L	1	В	8 0	0 erd										
	SUBS #4,ERd	L	1	В	0 6	0 erd										
SUBX	SUBX #xx:8,Rd	В	В	<u>p</u>	MM											
	SUBX Rs,Rd	В	-	ш	S	Ð										
TAS	TAS @ERd*3	В	0	-	ш	0	7 : E	B 0.:	0 erd C							
TRAPA	TRAPA #x:2	I	2		WWI 00	0										



Instruction	Mamoria	01.0					Instruction Format	ר Format				
		3	1 st by te	2nd byte	3rd byte	4th byte	5th byte	5th byte 6th byte	7th byte	8th byte 9th byte 10th byte	9th byte	10th byte
XOR	XOR.B #xx:8,Rd	В	ъ О	MMI								
	XOR.B Rs,Rd	а	1 5	rs Lu								
	XOR.W #xx:16,Rd	≥	6 : 2	5d	≧	MM						
	XOR.W Rs,Rd	≥	9	rs								
	XOR.L #xx:32,ERd	_	7 A	5 :0: erd		IMM	Į.					
	XOR.L ERS, ERd	_	0	0	9	0 ers 0 erd						
XORC	XORC #xx:8,CCR	В	0 : 5	MMI								
	XORC #xx:8,EXR	В	0 1	1 4 1	0 : 5	IMM						

1. These instructions are supported by the H8S/2600 CPU only. Notes:

Legend: Ξ

Immediate data (2, 3, 8, 16, or 32 bits)

abs:

rs, rd, rn:

Absolute address (8, 16, 24, or 32 bits) Displacement (8, 16, or 32 bits) disp:

ers, erd, ern, erm: Register field (3 bits specifying an address register or 32-bit register. The symbols ers, erd, ern, and erm correspond to operand symbols ERs, ERd, ERn, and ERm.) and Rn.)

Register field (4 bits specifying an 8-bit or 16-bit register. The symbols rs, rd, and rn correspond to operand symbols Rs, Rd,

The register fields specify general registers as follows.

8-Bit Register	General Register	ROH	R1H	 R7H	ROL	R1L		R7L
8-8	Register Field	0000	0001	 0111	1000	1001		1111
16-Bit Register	General Register	R0	꾼.	 R7	E0	F1		E7
16-Bií	Register Field	0000	1000	 0111	1000	1001		1111
Address Register 32-Bit Register	General Register	ERO	ER1	 ER7				
Addre 32-Bit	Register Field	000	001	 111				

# 2.5 Operation Code Map

Table 2.3 shows an operation code map.

**Table 2.3 Operation Code Map (1)** 

	ь	Table 2.3 (2)	Table 2.3 (2)			BLE											
	ш	ADDX	SUBX			BGT	JSR		Table 2.3 (3)								
	O	MOV	CMP			BLT		MOV	Table								
	ပ	W	S			BGE	BSR										
H is 0.	В	Table 2.3 (2)	Table 2.3 (2)			BMI			EEPMOV								
nt bit of BI	4	Table 2.3 (2) Table 2.3 (2)	Table 2.3 (2) Table 2.3 (2)			BPL	JMP	Table 2.3 (2)	able 2.3 (2)								
st significa st significa	6					BVS			Table 2.3 (2) Table 2.3 (2)								
when mo	8	ADD	SUB		zó	BVC	Table 2.3 (2)	MOV	MOV	۵	ADDX	Ь	SUBX		œ	D	λ(
<ul> <li>Instruction when most significant bit of BH is 0.</li> <li>Instruction when most significant bit of BH is 1.</li> </ul>	7	TDC	Table 2.3 (2)	-	MOV.B	BEQ	TRAPA	BST BIST	BLD/	ADD	AD	CMP	ns	OR.	XOR	AND	MOV
	9	ANDC	AND			BNE	RTE	AND	SAND BIAND								
•	2	XORC	XOR			BCS	BSR	XOR	BXOR E								
	4	ORC	OR			BCC	RTS	œ	BOR BIOR								
2nd byte BH BL	3	LDC LDMAC*	Table 2.3 (2)			BLS	DIVXU	TOTO									
	2	STC STMC*	Table 2.3 (2)			BH	MULXU	0	BULK								
1st byte AH AL	1	Table 2.3 (2) STC	Table 2.3 (2) Table 2.3 (2) Table 2.3 (2)			BRN	DIVXU	FON									
Operation Code:	0	NOP	Table 2.3 (2)			BRA	MULXU	H	DOE								
Operati	A H	0	-	2	8	4	2	9	7	80	6	∢	Ф	U	Q	Ш	ш

Rev. 4.00 Feb 24, 2006 page 274 of 322 REJ09B0139-0400

Note: \* These instructions are supported by the H8S/2600 CPU only.

**Table 2.3** Operation Code Map (2)

A AL BE	0	-	2	က	4	2	9	7	∞	თ	A	Ф	O	۵	ш	ш
10	MOV	MQ \		STM	DC STC		MAC*		SLEEP		CLRMAC*	·	Table 2.3 (3)	Table 2.3 (3) Table 2.3 (3)	TAS	Table 2.3 (3)
99	INC											AD	ADD			
90	ADDS					INC		INC	SOOA	SQ				NC NC		INC
-0F	DAA											MOV	2			
10	S	SHLL			SHLL			SHLL	TVHS	AL			SHAL			SHAL
+	ऊ	SHLR			SHLR			SHLR	SHAR	AR			SHAR			SHAR
12	RC	ROTXL			ROTXL			ROTXL	ROTL				ROTL			ROTL
13	RC	ROTXR			ROTXR			ROTXR	ROTR	¥			ROTR			ROTR
17	_	NOT		TON		EXTU		EXTU	¥ 	NEG		NEG		EXTS		EXTS
1A	DEC											าร	SUB			
9	SUBS					DEC		DEC	SUBS	BS				DEC		DEC
4	DAS											S	CMP			
28	BRA	BRN	IHB	STB	BCC	BCS	BNE	BEQ	DAB	BVS	BPL	BMI	BGE	BLT	BGT	BLE
6A	MOV	Table 2.3 (4)	MOV	Table 2.3 (4) MOVFPE	MOVFPE				ЛОМ		MOV		MOVTPE			
62	MOV	ADD	CMP	SUB	OR	XOR	AND									
7A	MOV	ADD	CMP	SUB	OR	XOR	AND									
hote: * Th	instrii	Note: * These instructions are supported by the H8S/2600 CPH only	hanonda	A HASS	7800 CPLL	vluo										

te: \* These instructions are supported by the H8S/2600 CPU only.

2nd byte 3H BL

 $\mathsf{F}$ 

Ā

Instruction when most significant bit of DH is 0. Instruction when most significant bit of DH is 1.

4th byte DH DL

3rd byte

S

2nd byte BH BL

1st byte

ΑH

Operation Code:

Table 2.3 Operation Code Map (3

2.3	(	)pe	rati	on (	Cod	e M	ap	(3)				
	ъ											
	Е											
	D											
	С											
	В											
	А											
	6											
	8											
	7					BLD BILD	BST BIST			BLD BILD	BST BIST	
	9			AND		BAND				BAND		
	2			XOR		3XOR BIXOR				BXOR BIXOR		
	4			OR		BOR II				BOR BIOR		
	3		DIVXS		BTST	BTST			BTST	BTST		
	2	MULXS					BCLR	BCLR			BCLR	BCLR
	1		DIVXS				BNOT	BNOT			BNOT	BNOT
	0	MULXS					BSET	BSET			BSET	BSET
	CL AHALBHBLCH	01C05	01D05	01F06	7Cr06 *1	7Cr07*1	7Dr06*1	7Dr07 *1	7Eaa6*2	7Eaa7*2	7Faa6*2	7Faa7*2

Notes: 1. The letter "r" indicates a register field.
2. The letters "aa" indicate an absolute address field.

**Table 2.3** Operation Code Map (4)

Tab	ie 2	.3 (	)per	auo	n C	ode	Mi
		Instruction when most significant bit of FH is 0. Instruction when most significant bit of FH is 1.	ш				
		Instruction when most significant bit of FH is 0. Instruction when most significant bit of FH is 1.	ш				
		most signi most signi	٥				
		ion when i	O				
		— Instruct — Instruct	В				
			A				
6th byte	చ		6				
etk	퓬						
5th byte	핍					\ <u>+</u>	
5th	표		_		BLD BILD	BST BIST	
4th byte	DL		9		SAND BIAND		
4th	DH		2		XOR BIXOF		
3rd byte	CL		4		BOR BIOR		
3rc	CH			ţ			
yte	BL		3	Ě	<u> </u>		
2nd byte	ВН		2			3	Z 200
1st byte	AL		-			FOING	
	AH		0			FEGG	D20
Operation Code:			ЕL АНАІ.ВНВІСНСІРНОІЕН	6A10aaaa6*	6A10aaaa7*	6A18aaaa6*	6A18aaaa7*

Operation Code:		1st byte	2nd byte	đ	3rd byte	ot/	4th byte	dy	4	5th byte	6th byte	ot.	7 44 7	7th hyte	8th byde	Q.			
	2	Dyte	2	2	5	316	-	3,10	2			2		2) (2)		) ic			
	AH	AL	H	В	CH		ОН		표	ᆸ	Æ	చ	H <sub>D</sub>	GL	壬	로			
					1	1		1	1		. [					]		:	
											' \	$\bigvee$		- Instruct - Instruct	ion wher	n most sig n most sig	<ul> <li>Instruction when most significant bit of HH is 0.</li> <li>Instruction when most significant bit of HH is 1.</li> </ul>	of HH is 0	
											I								
HALBHBL FHFLGH	0	-	2	3	4	_	5	9	7	8		-	Α	В	ပ	٥	ш	ь	
6A30aaaaaaaa6*				H															
6A30aaaaaaaa7*				2	AS /	<u> </u>	BXOR BIXOR	SAND											
6A38aaaaaaaa6*	H	FC	3						BST BIST										
6A38aaaaaaa7*	 D00 D00		ם הק																

Note: \* The letters "aa" indicate an absolute address field.

## 2.6 Number of States Required for Instruction Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the CPU. Table 2.5 indicates the number of instruction fetch, data read/write, and other cycles occurring in each instruction. Table 2.4 indicates the number of states required for each cycle, depending on its size. The number of states required for each cycle depends on the product. See the hardware manual named for the relevant product for details. The number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states = 
$$I \times S_1 + J \times S_1 + K \times S_K + L \times S_1 + M \times S_M + N \times S_N$$

**Examples:** Advanced mode, program code and stack located in external memory, on-chip supporting modules accessed in two states with 8-bit bus width, external devices accessed in three states with one wait state and 16-bit bus width.

1. BSET #0, @FFFFC7:8

From table 2.5:

$$I = L = 2$$
,  $J = K = M = N = 0$ 

From table 2.4:

$$S_{I} = 4$$
,  $S_{L} = 2$ 

Number of states required for execution =  $2 \times 4 + 2 \times 2 = 12$ 

2 ISR @@30


From table 2.5:

$$I = J = K = 2$$
,  $L = M = N = 0$ 

From table 2.4:

$$S_{I} = S_{I} = S_{K} = 4$$

Number of states required for execution =  $2 \times 4 + 2 \times 4 + 2 \times 4 = 24$ 





**Table 2.4** Number of States per Cycle

Access	Conditions

			On-Chi	p Supporting		Extern	al Device	
			Module		8-B	it Bus	16-E	Bit Bus
Cycle		On-Chip Memory	8-Bit Bus	16-Bit Bus	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	Sı	1	2n	n	4	6 + 2m	2	3 + m*
Branch address rea	d S <sub>J</sub>	<del></del>						
Stack operation	$S_{\kappa}$	<del></del>						
Byte data access	S <sub>L</sub>	<del></del>	n		2	3 + m	<del></del>	
Word data access	$S_{\scriptscriptstyle M}$	<del></del>	2n		4	6 + 2m	<del></del>	
Internal operation	S <sub>N</sub>	1	1	1	1	1	1	1

Note: \* For the MOVFPE and MOVTPE instructions, refer to the relevant microcontroller hardware manual.

#### Legend:

m: Number of wait states inserted into external device access

n: Number of states required for access to an on-chip supporting module. For the specific number, refer to the relevant microcontroller hardware manual.

**Table 2.5** Number of Cycles in Instruction Execution


		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	Ī	J	K	L	М	N
ADD	ADD.B #xx:8,Rd	1					
	ADD.B Rs,Rd	1					
	ADD.W #xx:16,Rd	2					
	ADD.W Rs,Rd	1					
	ADD.L #xx:32,ERd	3					
	ADD.L ERs,ERd	1					
ADDS	ADDS #1/2/4,ERd	1					
ADDX	ADDX #xx:8,Rd	1					
	ADDX Rs,Rd	1					
AND	AND.B #xx:8,Rd	1					
	AND.B Rs,Rd	1					
	AND.W #xx:16,Rd	2					
	AND.L #xx:32,ERd	3					
	AND.L ERs,ERd	2					
ANDC	ANDC #xx:8,CCR	1					
	ANDC #xx:8,EXR	2					
BAND	BAND #xx:3,Rd	1					
	BAND #xx:3,@ERd	2			1		
	BAND #xx:3,@aa:8	2			1		
	BAND #xx:3,@aa:16	3			1		
	BAND #xx:3,@aa:32	4			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	Ī	J	K	L	М	N
Всс	BLE d:8	2					
	BRA d:16 (BT d:16)	2					1
	BRN d:16 (BF d:16)	2					1
	BHI d:16	2					1
	BLS d:16	2					1
	BCC d:16 (BHS d:16)	2					1
	BCS d:16 (BLO d:16)	2					1
	BNE d:16	2					1
	BEQ d:16	2					1
	BVC d:16	2					1
	BVS d:16	2					1
	BPL d:16	2					1
	BMI d:16	2					1
	BGE d:16	2					1
	BLT d:16	2					1
	BGT d:16	2					1
	BLE d:16	2					1
BCLR	BCLR #xx:3,Rd	1					
	BCLR #xx:3,@ERd	2			2		
	BCLR #xx:3,@aa:8	2			2		
	BCLR #xx:3,@aa:16	3			2		
	BCLR #xx:3,@aa:32	4			2		
	BCLR Rn,Rd	1					
	BCLR Rn,@ERd	2			2		
	BCLR Rn,@aa:8	2			2		
	BCLR Rn,@aa:16	3			2		
	BCLR Rn,@aa:32	4			2		
BIAND	BIAND #xx:3,Rd	1					
	BIAND #xx:3,@ERd	2			1		
	BIAND #xx:3,@aa:8	2			1		
	BIAND #xx:3,@aa:16	3			1		
	BIAND #xx:3,@aa:32	4			1		
BILD	BILD #xx:3,Rd	1					
	BILD #xx:3,@ERd	2			1		
	BILD #xx:3,@aa:8	2			1		
	BILD #xx:3,@aa:16	3			1		
	BILD #xx:3,@aa:32	4			1		

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	ī	J	K	L	М	N
BIOR	BIOR #xx:8,Rd	1					
	BIOR #xx:8,@ERd	2			1		
	BIOR #xx:8,@aa:8	2			1		
	BIOR #xx:8,@aa:16	3			1		
	BIOR #xx:8,@aa:32	4			1		
BIST	BIST #xx:3,Rd	1					
	BIST #xx:3,@ERd	2			2		
	BIST #xx:3,@aa:8	2			2		
	BIST #xx:3,@aa:16	3			2		
	BIST #xx:3,@aa:32	4			2		
BIXOR	BIXOR #xx:3,Rd	1					
	BIXOR #xx:3,@ERd	2			1		
	BIXOR #xx:3,@aa:8	2			1		
	BIXOR #xx:3,@aa:16	3			1		
	BIXOR #xx:3,@aa:32	4			1		
BLD	BLD #xx:3,Rd	1					
	BLD #xx:3,@ERd	2			1		
	BLD #xx:3,@aa:8	2			1		
	BLD #xx:3,@aa:16	3			1		
	BLD #xx:3,@aa:32	4			1		
BNOT	BNOT #xx:3,Rd	1					
	BNOT #xx:3,@ERd	2			2		
	BNOT #xx:3,@aa:8	2			2		
	BNOT #xx:3,@aa:16	3			2		
	BNOT #xx:3,@aa:32	4			2		
	BNOT Rn,Rd	1					
	BNOT Rn,@ERd	2			2		
	BNOT Rn,@aa:8	2			2		
	BNOT Rn,@aa:16	3			2		
	BNOT Rn,@aa:32	4			2		
BOR	BOR #xx:3,Rd	1					
	BOR #xx:3,@ERd	2			1		
	BOR #xx:3,@aa:8	2			1		
	BOR #xx:3,@aa:16	3			1		
	BOR #xx:3,@aa:32	4			1		
BSET	BSET #xx:3,Rd	1					
	BSET #xx:3,@ERd	2			2		
	BSET #xx:3,@aa:8	2			2		

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	K	L	М	N
BSET	BSET #xx:3,@	aa:16	3			2		
	BSET #xx:3,@	aa:32	4			2		
	BSET Rn,Rd		1					
	BSET Rn,@EF	₹d	2			2		
	BSET Rn,@aa	:8	2			2		
	BSET Rn,@aa	:16	3			2		
	BSET Rn,@aa	:32	4			2		
BSR	BSR d:8	Normal	2		1			
		Advanced	2		2			
	BSR d:16	Normal	2		1			1
		Advanced	2		2			1
BST	BST #xx:3,Rd		1					
	BST #xx:3,@E	Rd	2			2		
	BST #xx:3,@a	a:8	2			2		
	BST #xx:3,@a	a:16	3			2		
	BST #xx:3,@a	a:32	4			2		
BTST	BTST #xx:3,Ro	t	1					
	BTST #xx:3,@	ERd	2			1		
	BTST #xx:3,@	aa:8	2			1		
	BTST #xx:3,@	aa:16	3			1		
	BTST #xx:3,@	aa:32	4			1		
	BTST Rn,Rd		1					
	BTST Rn,@EF	Rd	2			1		
	BTST Rn,@aa	:8	2			1		
	BTST Rn,@aa	:16	3			1		
	BTST Rn,@aa	:32	4			1		
BXOR	BXOR #xx:3,R	d	1					
	BXOR #xx:3,@	ERd	2			1		
	BXOR #xx:3,@	aa:8	2			1		
	BXOR #xx:3,@	aa:16	3			1		
	BXOR #xx:3,@	aa:32	4			1		
CLRMAC*5	CLRMAC		1					1*3*6
CMP	CMP.B #xx:8,F	₹d	1					
	CMP.B Rs,Rd		1					
	CMP.W #xx:16	3,Rd	2					
	CMP.W Rs,Rd		1					
	CMP.L #xx:32,	ERd	3					
	CMP.L ERs,EF	Rd	1					

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	K	L	М	N
DAA	DAA Rd		1					
DAS	DAS Rd		1					
DEC	DEC.B Rd		1					
	DEC.W #1/2,Rd		1					
	DEC.L #1/2,ERd		1					
DIVXS	DIVXS.B Rs,Rd		2					11
	DIVXS.W Rs,ER	d	2					19
DIVXU	DIVXU.B Rs,Rd		1					11
	DIVXU.W Rs,ER	d	1					19
EEPMOV	EEPMOV.B		2			2n + 2*1		
	EEPMOV.W		2			2n + 2*1		
EXTS	EXTS.W Rd		1					
	EXTS.L ERd		1					
EXTU	EXTU.W Rd		1					
	EXTU.L ERd		1					
INC	INC.B Rd		1					
	INC.W #1/2,Rd		1					
	INC.L #1/2,ERd		1					
JMP	JMP @ERn		2					
	JMP @aa:24		2					1
	JMP @@aa:8	Normal	2	1				1
		Advanced	2	2				1
JSR	JSR @ERn	Normal	2		1			
		Advanced	2		2			
	JSR @aa:24	Normal	2		1			1
		Advanced	2		2			1
	JSR @@aa:8	Normal	2	1	1			
		Advanced	2	2	2			
LDC	LDC #xx:8,CCR		1					
	LDC #xx:8,EXR		2					
	LDC Rs,CCR		1					
	LDC Rs,EXR		1					
	LDC @ERs,CCR		2				1	
	LDC @ERs,EXR		2				1	
	LDC @(d:16,ERs		3				1	
	LDC @(d:16,ERs		3				1	
	LDC @(d:32,ERs		5				1	
	LDC @(d:32,ERs		5				1	





		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	Ī	J	K	L	М	N
LDC	LDC @ERs+,CCR	2				1	1
	LDC @ERs+,EXR	2				1	1
	LDC @aa:16,CCR	3				1	
	LDC @aa:16,EXR	3				1	
	LDC @aa:32,CCR	4				1	
	LDC @aa:32,EXR	4				1	
LDM	LDM.L @SP+,(ERn-ERn+1)	2		4			1
	LDM.L @SP+,(ERn-ERn+2)	2		6			1
	LDM.L @SP+,(ERn-ERn+3)	2		8			1
LDMAC*5	LDMAC ERs,MACH	1					1*3*6
	LDMAC ERs,MACL	1					1*3*6
MAC*5	MAC @ERn+,@ERm+	2				2	
MOV	MOV.B #xx:8,Rd	1					
	MOV.B Rs,Rd	1					
	MOV.B @ERs,Rd	1			1		
	MOV.B @(d:16,ERs),Rd	2			1		
	MOV.B @(d:32,ERs),Rd	4			1		
	MOV.B @ERs+,Rd	1			1		1
	MOV.B @aa:8,Rd	1			1		
	MOV.B @aa:16,Rd	2			1		
	MOV.B @aa:32,Rd	3			1		
	MOV.B Rs,@ERd	1			1		
	MOV.B Rs,@(d:16,ERd)	2			1		
	MOV.B Rs,@(d:32,ERd)	4			1		
	MOV.B Rs,@-ERd	1			1		1
	MOV.B Rs,@aa:8	1			1		
	MOV.B Rs,@aa:16	2			1		
	MOV.B Rs,@aa:32	3			1		
	MOV.W #xx:16,Rd	2					
	MOV.W Rs,Rd	1					
	MOV.W @ERs,Rd	1				1	
	MOV.W @(d:16,ERs),Rd	2				1	
	MOV.W @(d:32,ERs),Rd	4				1	
	MOV.W @ERs+,Rd	1				1	1
	MOV.W @aa:16,Rd	2				1	
	MOV.W @aa:32,Rd	3				1	
	MOV.W Rs,@ERd	1				1	

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	K	L	М	N
MOV	MOV.W Rs,@(d:16	5,ERd)	2				1	
	MOV.W Rs,@(d:32	?,ERd)	4				1	
	MOV.W Rs,@-ER	d	1				1	1
	MOV.W Rs,@aa:16	6	2				1	
	MOV.W Rs,@aa:32	2	3				1	
	MOV.L #xx:32,ERd	I	3					
	MOV.L ERs,ERd		1					
	MOV.L @ERs,ERd		2				2	
	MOV.L @(d:16,ER:	s),ERd	3				2	
	MOV.L @(d:32,ER:	s),ERd	5				2	
	MOV.L @ERs+,ER	d	2				2	1
	MOV.L @aa:16,ER	ld.	3				2	
	MOV.L @aa:32,ER	ld.	4				2	
	MOV.L ERs,@ERd		2				2	
	MOV.L ERs,@(d:16	6,ERd)	3				2	
	MOV.L ERs,@(d:32	2,ERd)	5				2	
	MOV.L ERs,@-ER	d	2				2	1
	MOV.L ERs,@aa:1	6	3				2	
	MOV.L ERs,@aa:3	2	4				2	
MOVFPE	MOVFPE @:aa:16,	,Rd	2			1*2		
MOVTPE	MOVTPE Rs,@:aa	:16	2			1*2		
MULXS	MULXS.B Rs,Rd	H8S/2600	2					2*3*6
		H8S/2000	2					11
	MULXS.W Rs,ERd	H8S/2600	2					3*3*6
		H8S/2000	2					19
MULXU	MULXU.B Rs,Rd	H8S/2600	1					2*3*6
		H8S/2000	1					11
	MULXU.W Rs,ERd	H8S/2600	1					3*3*6
		H8S/2000	1					19
NEG	NEG.B Rd		1					
	NEG.W Rd		1					
	NEG.L ERd		1					
NOP	NOP		1					
NOT	NOT.B Rd		1					
	NOT.W Rd		1					
	NOT.L ERd		1					

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	K	L	М	N
OR	OR.B #xx:8,Rd		1					
	OR.B Rs,Rd		1					
	OR.W #xx:16,Rd	b	2					
	OR.W Rs,Rd		1					
	OR.L #xx:32,ER	d	3					
	OR.L ERs,ERd		2					
ORC	ORC #xx:8,CCR	}	1					
	ORC #xx:8,EXR		2					
POP	POP.W Rn		1				1	1
	POP.L ERn		2				2	1
PUSH	PUSH.W Rn		1				1	1
	PUSH.L ERn		2				2	1
ROTL	ROTL.B Rd		1					
	ROTL.B #2,Rd		1					
	ROTL.W Rd		1					
	ROTL.W #2,Rd		1					
	ROTL.L ERd		1					
	ROTL.L #2,ERd		1					
ROTR	ROTR.B Rd		1					
	ROTR.B #2,Rd		1					
	ROTR.W Rd		1					
	ROTR.W #2,Rd		1					
	ROTR.L ERd		1					
	ROTR.L #2,ERc	I	1					
ROTXL	ROTXL.B Rd		1					
	ROTXL.B #2,Rd		1					
	ROTXL.W Rd		1					
	ROTXL.W #2,Ro	b	1					
	ROTXL.L ERd		1					
	ROTXL.L #2,ER	d	1					
ROTXR	ROTXR.B Rd		1					
	ROTXR.B #2,Rd	d	1					
	ROTXR.W Rd		1					
	ROTXR.W #2,R	d	1					
	ROTXR.L ERd		1					
	ROTXR.L #2,EF	Rd	1					
RTE	RTE		2		2/3*1			1
RTS	RTS	Normal	2		1			1
		Advanced	2		2			1

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
SHAL	SHAL.B Rd	1					
	SHAL.B #2,Rd	1					
	SHAL.W Rd	1					
	SHAL.W #2,Rd	1					
	SHAL.L ERd	1					
	SHAL.L #2,ERd	1					
SHAR	SHAR.B Rd	1					
	SHAR.B #2,Rd	1					
	SHAR.W Rd	1					
	SHAR.W #2,Rd	1					
	SHAR.L ERd	1					
	SHAR.L #2,ERd	1					
SHLL	SHLL.B Rd	1					
	SHLL.B #2,Rd	1					
	SHLL.W Rd	1					
	SHLL.W #2,Rd	1					
	SHLL.L ERd	1					
	SHLL.L #2,ERd	1					
SHLR	SHLR.B Rd	1					
	SHLR.B #2,Rd	1					
	SHLR.W Rd	1					
	SHLR.W #2,Rd	1					
	SHLR.L ERd	1					
	SHLR.L #2,ERd	1					
SLEEP	SLEEP	1					1
STC	STC.B CCR,Rd	1					
	STC.B EXR,Rd	1					
	STC.W CCR,@ERd	2				1	
	STC.W EXR,@ERd	2				1	
	STC.W CCR,@(d:16,ERd)	3				1	
	STC.W EXR,@(d:16,ERd)	3				1	
	STC.W CCR,@(d:32,ERd)	5				1	
	STC.W EXR,@(d:32,ERd)	5				1	
	STC.W CCR,@-ERd	2				1	1
	STC.W EXR,@-ERd	2				1	1
	STC.W CCR,@aa:16	3				1	
	STC.W EXR,@aa:16	3				1	
	STC.W CCR,@aa:32	4				1	
	STC.W EXR,@aa:32	4				1	

			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic		I	J	K	L	М	N
STM	STM.L (ERn-ER	n+1),@-SP	2		4			1
	STM.L(ERn-ER	n+2),@-SP	2		6			1
	STM.L(ERn-ER	n+3),@-SP	2		8			1
STMAC*5	STMAC MACH,E	ERd	1					0*3*6
	STMAC MACL,E	Rd	1					0*3*6
SUB	SUB.B Rs,Rd		1					
	SUB.W #xx:16,R	ld	2					
	SUB.W Rs,Rd		1					
	SUB.L #xx:32,EF	Rd	3					
	SUB.L ERs,ERd		1					
SUBS	SUBS #1/2/4,ER	d	1					
SUBX	SUBX #xx:8,Rd		1					
	SUBX Rs,Rd		1					
TAS	TAS @ERd*4		2			2		
TRAPA	TRAPA #x:2	Normal	2	1	2/3*1			2
		Advanced	2	2	2/3*1			2
XOR	XOR.B #xx:8,Rd		1					
	XOR.B Rs,Rd		1					
	XOR.W #xx:16,F	Rd	2					
	XOR.W Rs,Rd		1					
	XOR.L #xx:32,E	Rd	3					
	XOR.L ERs,ERd	l	2					
XORC	XORC #xx:8,CC	R	1					
XORC	XORC #xx:8,EX	R	2					


Notes: 1. 2 when EXR is invalid, 3 when EXR is valid.

- 2. 5 for concatenated execution, 4 otherwise.
- 3. An internal operation may require between 0 and 3 additional states, depending on the preceding instruction.
- 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- 5. These instructions are supported by the H8S/2600 CPU only.
- 6. The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

## 2.7 Bus States During Instruction Execution

Table 2.6 indicates the types of cycles that occur during instruction execution by the CPU. See table 2.4 for the number of states per cycle.

#### How to Read the Table:



#### Legend

_	
R:B	Byte-size read
R:W	Word-size read
W:B	Byte-size write
W:W	Word-size write
2nd	Address of 2nd word (3rd and 4th bytes)
3rd	Address of 3rd word (5th and 6th bytes)
4th	Address of 4th word (7th and 8th bytes)
5th	Address of 5th word (9th and 10th bytes)
NEXT	Address of next instruction
EA	Effective address
VEC	Vector address
-	

Figure 2.1 shows timing waveforms for the address bus and the  $\overline{RD}$  and  $\overline{WR}$  ( $\overline{HWR}$  or  $\overline{LWR}$ ) signals during execution of the above instruction with an 8-bit bus, using three-state access with no wait states.




Figure 2.1 Address Bus,  $\overline{RD}$ , and  $\overline{WR}$  ( $\overline{HWR}$  or  $\overline{LWR}$ ) Timing (8-Bit Bus, Three-State Access, No Wait States)

**Table 2.6** Instruction Execution Cycles

_														_	_			~																			
6																																					
80																																					
7																																					
9																																					
5																						R:W NEXT															
4																					R:W NEXT	R:B EA															
8					R:W NEXT									R:W NEXT					R:W NEXT	R:W NEXT	R:B EA	R:W 4th															
2			R:W NEXT		R:W 3rd							R:W NEXT		R:W 3rd	R:W NEXT		R:W NEXT		R:B EA	R:B EA	R:W 3rd	R:W 3rd	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA
-	R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT		R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT
Instruction	ADD.B #xx:8,Rd	ADD.B Rs,Rd	ADD.W #xx:16,Rd	ADD.W Rs,Rd	ADD.L #xx:32,ERd	ADD.L ERS, ERd	ADDS #1/2/4,ERd	ADDX #xx:8,Rd	ADDX Rs,Rd	AND.B #xx:8,Rd	AND.B Rs,Rd	AND.W #xx:16,Rd	AND.W Rs,Rd	AND.L #xx:32,ERd	AND.L ERS, ERd	ANDC #xx:8,CCR	ANDC #xx:8,EXR	BAND #xx:3,Rd	BAND #xx:3,@ERd	BAND #xx:3,@aa:8	BAND #xx:3,@aa:16	BAND #xx:3,@aa:32	BRA d:8 (BT d:8)	BRN d:8 (BF d:8)	BHI d:8	BLS d:8	BCC d:8 (BHS d:8)	BCS d:8 (BLO d:8)	BNE d:8	BEQ d:8	BVC d:8	8:P S/A	BPL d:8	8:p IWB	BGE d:8	BLT d:8	BGT d:8



Instruction	-	2	3	4	5	9	7	8	6
BLE d:8	R:W NEXT	R:W EA							
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:WEA						
BHI d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLS d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:WEA						
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:WEA						
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BNE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BEQ d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:WEA						
BVC d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BVS d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BPL d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BMI d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BGE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLT d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BGT d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BCLR #xx:3,Rd	R:W NEXT								
BCLR #xx:3,@ERd	R:W 2nd			W:B EA					
BCLR #xx:3,@aa:8	R:W 2nd		ķ						
BCLR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA				

Instruction	-	2	3	4	5	9	7	80	6
BCLR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BCLR Rn,Rd	R:W NEXT								
BCLR Rn,@ERd	R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BCLR Rn,@aa:8	R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA				
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BIAND #xx:3,Rd	R:W NEXT								
BIAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT						
BIAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT						
BIAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BIAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BILD #xx:3,Rd	R:W NEXT								
BILD #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT						
BILD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT						
BILD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BILD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BIOR #xx:3,Rd	R:W NEXT								
BIOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT						
BIOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT						
BIOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BIOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BIST #xx:3,Rd	R:W NEXT								
BIST #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BIST #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA				
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BIXOR #xx:3,Rd	R:W NEXT								
BIXOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT						
BIXOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT						
BIXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BIXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BLD #xx:3,Rd	R:W NEXT								
BLD #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT						
BLD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT						
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BLD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BNOT #xx:3,Rd	R:W NEXT								



Instruction		-	2	3	4	2	9	7	8	6
BNOT #xx:3,@ERd		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BNOT #xx:3,@aa:8		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BNOT #xx:3,@aa:16		R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA				
BNOT #xx:3,@aa:32		R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BNOT Rn,Rd		R:W NEXT								
BNOT Rn, @ERd		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BNOT Rn,@aa:8		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BNOT Rn,@aa:16		R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA				
BNOT Rn,@aa:32		R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BOR #xx:3,Rd		R:W NEXT								
BOR #xx:3, @ERd		R:W 2nd	R:B EA	R:W NEXT						
BOR #xx:3, @aa:8		R:W 2nd	R:B EA	R:W NEXT						
BOR #xx:3, @aa:16		R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BOR #xx:3, @aa:32		R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BSET #xx:3,Rd		R:W NEXT								
BSET #xx:3,@ERd		R:W 2nd	R:B EA		W:B EA					
BSET #xx:3,@aa:8		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BSET #xx:3,@aa:16		R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA				
BSET #xx:3,@aa:32		R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BSET Rn,Rd		R:W NEXT								
BSET Rn,@ERd		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BSET Rn,@aa:8		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BSET Rn,@aa:16		R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA				
BSET Rn,@aa:32		R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BSR d:8	Normal	R:W NEXT		W:W stack						
4	Advanced	R:W NEXT	R:W EA	W:W stack (H)	W:W stack (L)					
BSR d:16	Normal	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA	W:W stack					
14	Advanced R:W 2nd	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA	W:W stack (H)	W:W stack (L)				
BST #xx:3,Rd		R:W NEXT								
BST #xx:3,@ERd		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BST #xx:3,@aa:8		R:W 2nd	R:B EA	R:W NEXT	W:B EA					
BST #xx:3,@aa:16		R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA				
BST #xx:3,@aa:32		R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA			
BTST #xx:3,Rd		R:W NEXT								
BTST #xx:3,@ERd		R:W 2nd	R:B EA	R:W NEXT						

Instruction	-	2	8	4	2	9	7	8	6
BTST #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT						
BTST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BTST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BTST Rn,Rd	R:W NEXT								
BTST Rn, @ERd	R:W 2nd	R:B EA	R:W NEXT						
BTST Rn, @aa:8	R:W 2nd	R:B EA	R:W NEXT						
BTST Rn, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BTST Rn, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BXOR #xx:3,Rd	R:W NEXT								
BXOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W NEXT						
BXOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W NEXT						
BXOR #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT					
BXOR #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
CLRMAC*	R:W NEXT	Internal operation, 1 state*9							
CMP.B #xx:8,Rd	R:W NEXT								
CMP.B Rs,Rd	R:W NEXT								
CMP.W #xx:16,Rd	R:W 2nd	R:W NEXT							
CMP.W Rs,Rd	R:W NEXT								
CMP.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
CMP.L ERS,ERd	R:W NEXT								
DAA Rd	R:W NEXT								
DAS Rd	R:W NEXT								
DEC.B Rd	R:W NEXT								
DEC.W #1/2,Rd	R:W NEXT								
DEC.L #1/2,ERd	R:W NEXT								
DIVXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 11 states	11 states					
DIVXS.W RS,ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states	19 states					
DIVXU.B Rs,Rd	R:W NEXT	Internal operation, 11 states	11 states						
DIVXU.W Rs,ERd	R:W NEXT	Internal operation, 19 states	19 states						
EEPMOV.B	R:W 2nd	R:B EAs *1	R:B EAd *1	R:B EAs *2	W:B EAd *2	R:W NEXT			
EEPMOV.W	R:W 2nd	R:B EAs *1	R:B EAd *1	R:B EAs *2	W:B EAd *2	R:W NEXT			
EXTS.W Rd	R:W NEXT			Repeated	Repeated n times*3				
EXTS.L ERd	R:W NEXT								
EXTU.W Rd	R:W NEXT								
EXTU.L ERd	R:W NEXT								
INC.B Rd	R:W NEXT								



NC.W#1/2,Rd								
	ьь							
	T							
		R:W EA						
		Internal operation, R:W EA 1 state	R:W EA					
		R:Waa:8	Internal operation, R:W EA 1 state	R:W EA				
		R:W aa:8 (H)	R:W aa:8 (L)	Internal operation, R:W EA	R:W EA			
		R:W EA	W:W stack					
Advanced R:W NEXT		R:W EA	ck (H)	W:W stack (L)				
JSR @aa:24 Normal R:W 2nd		Internal operation, R:W EA 1 state		W:W stack				
Advanced R:W 2nd		Internal operation, R:W EA		W:W stack (H)	W:W stack (L)			
JSR @@aa:8 Normal R:W NEXT		R:W aa:8	W:W stack	R:W EA				
Advanced R:W NEXT		R:W aa:8 (H)	R:W aa:8 (L)	W:W stack (H)	W:W stack (L)	R:W EA		
LDC #xx:8,CCR R:W NEXT	TX:							
LDC #xx:8,EXR R:W 2nd		R:W NEXT						
LDC Rs,CCR R:W NEXT	TX:							
LDC Rs,EXR R:W NEXT	TX:							
LDC @ERs, CCR R:W 2nd			R:W EA					
		×Τ	R:W EA					
				R:W EA				
LDC @ (d:16, ERs), EXR R:W 2nd		R:W 3rd	R:W NEXT	R:W EA				
LDC @ (d:32, ERs), CCR R:W 2nd		R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA		
LDC @ (d:32, ERs), EXR R:W 2nd			R:W 4th		R:W NEXT	R:W EA		
LDC @ERs+,CCR R:W 2nd		R:W NEXT	Internal operation, R:W EA 1 state	R:W EA				
LDC @ERs+,EXR R:W 2nd		R:W NEXT	Internal operation, R:W EA 1 state	R:W EA				
LDC @aa:16,CCR R:W 2nd		R:W 3rd	R:W NEXT	R:W EA				
LDC @aa:16,EXR R:W 2nd		R:W3rd R	R:W NEXT	R:W EA				
LDC @aa:32,CCR R:W 2nd		R:W 3rd R	R:W 4th	R:W NEXT	R:W EA			
			R:W 4th		R:W EA			
LDM.L @SP+,(ERn-ERn+1) R:W 2nd		R:W NEXT	Internal operation, R:W stack (H)*3 1 state		R:W stack (L)*3			

Instruction	-	2	3	4	2	9	7	8	6
LDM.L @SP+,(ERn-ERn+2)	R:W 2nd	R:W NEXT	Internal operation, R:W stack (H)*3		R:W stack (L)*3				
LDM.L @SP+,(ERn-ERn+3)	R:W 2nd	R:W NEXT	Internal operation, R:W stack (H)*3	R:W stack (H)*3	R:W stack (L)*3				
LDMAC ERS,MACH*11	R:W NEXT	Internal operation, 1 state*9		Repeated	Repeated n times*3>				
LDMAC ERS,MACL*11	R:W NEXT	Internal operation, 1 state*9							
MAC @ERn+,@ERm+*11	R:W 2nd	R:W NEXT	R:W EAn	R:W EAm					
MOV.B #xx:8,Rd	R:W NEXT								
MOV.B Rs,Rd	R:W NEXT								
MOV.B @ERS,Rd	R:W NEXT	R:B EA							
MOV.B @ (d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:B EA						
MOV.B @ (d:32,ERs),Rd	R:W 2nd	R:W 3rd		R:W NEXT	R:B EA				
MOV.B @ERs+,Rd	R:W NEXT	Internal operation, R:B EA 1 state	R:B EA						
MOV.B @aa:8,Rd	R:W NEXT	R:B EA							
MOV.B @aa:16,Rd	R:W 2nd	R:W NEXT	R:B EA						
MOV.B @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.B Rs,@ERd	R:W NEXT	W:B EA							
MOV.B Rs,@(d:16,ERd)	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs,@(d:32,ERd)	R:W 2nd	R:W 3rd		R:W NEXT	W:B EA				
MOV.B Rs,@-ERd	R:W NEXT	Internal operation, W:B EA 1 state	W:B EA						
MOV.B Rs, @aa:8	R:W NEXT	W:B EA							
MOV.B Rs,@aa:16	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:B EA					
MOV.W #xx:16,Rd	R:W 2nd	R:W NEXT							
MOV.W Rs,Rd	R:W NEXT								
MOV.W @ERs,Rd	R:W NEXT	R:W EA							
MOV.W @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:W EA						
MOV.W @(d:32,ERs),Rd	R:W 2nd	R:W 3rd		R:W NEXT	R:W EA				
MOV.W @ERs+, Rd	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA						
MOV.W @aa:16,Rd	R:W 2nd	R:W NEXT	R:W EA						
MOV.W @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.W Rs,@ERd	R:W NEXT	W:W EA							



Instruction	-	2	ъ	4	2	9	7	8	6
MOV.W Rs, @ (d:16,ERd)	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs, @ (d:32,ERd)	R:W 2nd	R:W 3rd	R:E 4th	R:W NEXT	W:W EA				
MOV.W Rs,@aa:16	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
MOV.W Rs,@-ERd	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA						
MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
MOV.L ERS,ERd	R:W NEXT								
MOV.L @ERS,ERd	R:W 2nd	R:W NEXT	R:W EA	R:W EA+2					
MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA	R:W EA+2				
MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA	R:W EA+2		
MOV.L @ERs+,ERd	R:W 2nd	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA	R:W EA+2				
MOV.L @aa:16,ERd	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA	R:W EA+2				
MOV.L @aa:32,ERd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA	R:W EA+2			
MOV.L ERS, @ ERd	R:W 2nd	R:W NEXT	W:W EA	W:W EA+2					
MOV.L ERs, @ (d: 16, ERd)	R:W 2nd	R:W 3rd	T	W:W EA	W:W EA+2				
MOV.L ERs, @ (d:32, ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA	W:W EA+2		
MOV.L ERS,@-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA	W:W EA+2				
MOV.L ERs,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA	W:W EA+2				
MOV.L ERs,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA	W:W EA+2			
MOVFPE @aa:16,Rd	R:W 2nd	R:W NEXT	R:W *4 EA						
MOVTPE Rs,@aa:16	R:W 2nd	R:W NEXT	W:B *4 EA						
MULXS.B Rs,Rd H8S/2600	10 R:W 2nd	R:W NEXT	Internal operation, 2 states*9	2 states*9					
H8S/200	H8S/2000 R:W 2nd	R:W NEXT	Internal operation, 11 states	11 states					
MULXS.W Rs,ERd H8S/260	H8S/2600 R:W 2nd	R:W NEXT	Internal operation, 3 states*9	3 states*9					
H8S/200	H8S/2000 R:W 2nd	R:W NEXT	Internal operation, 19 states	19 states					
MULXU.B Rs,Rd H8S/260	H8S/2600 R:W NEXT	Internal operation, 2 states*9	2 states*9						
H8S/200	H8S/2000 R:W NEXT	Internal operation, 11 states	11 states						
MULXU.W Rs,ERd H8S/260	H8S/2600 R:W NEXT	Internal operation, 3 states*9	3 states*9						
H8S/200	H8S/2000 R:W NEXT	Internal operation, 19 states	19 states						
NEG.B Rd	R:W NEXT								
NEG.W Rd	R:W NEXT								
NEG.L ERd	R:W NEXT								
NOP	R:W NEXT								
NOT.B Rd	R:W NEXT								

Instruction	-	2	3	4	5	9	7	8	6
NOT.W Rd	R:W NEXT								
NOT.L ERd	R:W NEXT								
OR.B #xx:8,Rd	R:W NEXT								
OR.B Rs,Rd	R:W NEXT								
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
OR.W Rs,Rd	R:W NEXT								
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
OR.L ERs,ERd	R:W 2nd	R:W NEXT							
ORC #xx:8,CCR	R:W NEXT								
ORC #xx:8,EXR	R:W 2nd	R:W NEXT							
POP.W Rn	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA						
POP.L ERn	R:W 2nd	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA	R:W EA+2				
PUSH.W Rn	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA						
PUSH.L ERn	R:W 2nd	R:W NEXT	Internal operation W:W EA	W:W EA	W:W EA+2				
ROTL.B Rd	R:W NEXT								
ROTL.B #2,Rd	R:W NEXT								
ROTL.W Rd	R:W NEXT								
ROTL.W #2,Rd	R:W NEXT								
ROTL.L ERd	R:W NEXT								
ROTL.L #2,ERd	R:W NEXT								
ROTR.B Rd	R:W NEXT								
ROTR.B #2,Rd	R:W NEXT								
ROTR.W Rd	R:W NEXT								
ROTR.W #2,Rd	R:W NEXT								
ROTR.L ERd	R:W NEXT								
ROTR.L #2,ERd	R:W NEXT								
ROTXL.B Rd	R:W NEXT								
ROTXL.B #2,Rd	R:W NEXT								
ROTXL.W Rd	R:W NEXT								
ROTXL.W #2,Rd	R:W NEXT								
ROTXL.L ERd	R:W NEXT								
ROTXL.L #2,ERd	R:W NEXT								
ROTXR.B Rd	R:W NEXT								

Instruction		-	2	ဗ	4	2	9	7	8	6
ROTXR.B #2,Rd		R:W NEXT								
ROTXR.W Rd		R:W NEXT								
ROTXR.W #2,Rd		R:W NEXT								
ROTXR.L ERd		R:W NEXT								
ROTXR.L #2,ERd		R:W NEXT								
RTE		R:W NEXT	R:W stack (EXR) R:W stack (H)		R:W stack (L)	Internal operation, R:W *5	R:W *5			
RTS	Normal	R:W NEXT	R:W stack	Internal operation, R:W *5	R:W *5					
Ā	dvanced	Advanced R:W NEXT	R:W stack (H)	R:W stack (L)	Internal operation, R:W *5 1 state	R:W *5				
SHAL.B Rd		R:W NEXT								
SHAL.B #2,Rd		R:W NEXT								
SHAL.W Rd		R:W NEXT								
SHAL.W #2,Rd		R:W NEXT								
SHAL.L ERd		R:W NEXT								
SHAL.L #2,ERd		R:W NEXT								
SHAR.B Rd		R:W NEXT								
SHAR.B #2,Rd		R:W NEXT								
SHAR.W Rd		R:W NEXT								
SHAR.W #2,Rd		R:W NEXT								
SHAR.L ERd		R:W NEXT								
SHAR.L #2,ERd		R:W NEXT								
SHLL.B Rd		R:W NEXT								
SHLL.B #2,Rd		R:W NEXT								
SHLL.W Rd		R:W NEXT								
SHLL.W #2,Rd		R:W NEXT								
SHLL.L ERd		R:W NEXT								
SHLL.L #2,ERd		R:W NEXT								
SHLR.B Rd		R:W NEXT								
SHLR.B #2,Rd		R:W NEXT								
SHLR.W Rd		R:W NEXT								
SHLR.W #2,Rd		R:W NEXT								
SHLR.L ERd		R:W NEXT								
SHLR.L #2,ERd		R:W NEXT								
SLEEP		R:W NEXT	Internal operation, 1 state							
STC CCR,Rd		R:W NEXT								

Instruction	-	2	8	4	2	9	7	8	6
STC EXR,Rd	R:W NEXT								
STC CCR, @ERd	R:W 2nd	R:W NEXT	W:W EA						
STC EXR,@ERd	R:W 2nd	R:W NEXT	W:W EA						
STC CCR, @(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC EXR, @(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC CCR, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC EXR,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC CCR, @-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA					
STC EXR,@-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA					
STC CCR, @aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC EXR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC CCR, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STC EXR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STM.L(ERn-ERn+1),@-SP	R:W 2nd	R:W NEXT	Internal operation, W:W stack (H)*3 1 state	W:W stack (H)*3	W:W stack (L)*3				
STM.L(ERn-ERn+2),@-SP	R:W 2nd	R:W NEXT	Internal operation, W:W stack (H)*3 1 state	W:W stack (H)*3	W:W stack (L)*3				
STM.L(ERn-ERn+3),@-SP	R:W 2nd	R:W NEXT	Internal operation, W:W stack (H)*3 W:W stack (L)*3 1 state	W:W stack (H)*3	W:W stack (L)*3				
STMAC MACH, ERd*11	R:W NEXT	6*		← Repeated n times*3	n times*3 ——→				
STMAC MACL, ERd*11	R:W NEXT	6 *							
SUB.B Rs,Rd	R:W NEXT								
SUB.W #xx:16,Rd	R:W 2nd	R:W NEXT							
SUB.W Rs,Rd	R:W NEXT								
SUB.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
SUB.L ERS,ERd	R:W NEXT								
SUBS #1/2/4,ERd	R:W NEXT								
SUBX #xx:8,Rd	R:W NEXT								
SUBX Rs,Rd	R:W NEXT								
TAS @ERd*10	R:W 2nd	R:W NEXT	R:B EA	W:B EA					
TRAPA #x:2 Normal	R:W NEXT	Internal operation, W:W stack (L) 1 state		W:W stack (H)	W:W stack (EXR) R:W VEC	R:W VEC	Internal operation, R:W *8 1 state	R:W *8	
Advance	Advanced R:W NEXT	Internal operation, W:W stack (L) 1 state		W:W stack (H)	W:W stack (EXR) R:W VEC	R:W VEC	R:W VEC+2	Internal operation, R:W *8 1 state	R:W *8
XOR.B #xx8,Rd	R:W NEXT								



Instruction	u	1	2	3	4	5	9	2	8	6
XOR.B Rs,Rd		R:W NEXT								
XOR.W #xx:16,Rd		R:W 2nd	R:W NEXT							
XOR.W Rs,Rd		R:W NEXT								
XOR.L #xx:32,ERd		R:W 2nd	R:W 3rd	R:W NEXT						
XOR.L ERS,ERd		R:W 2nd	R:W NEXT							
XORC #xx:8,CCR		R:W NEXT								
XORC #xx:8,EXR		R:W 2nd	R:W NEXT							
Reset exception handling	Normal	R:W VEC	Internal operation, R:W *6 1 state	R:W *6						
	Advanced R:W VEC	R:W VEC	R:W VEC+2	Internal operation, R:W *6 1 state	R:W *6					
Interrupt exception handling	Normal	R:W *7	Internal operation, W:W stack (L) 1 state		W:W stack (H)	W:W stack (H) W:W stack (EXR) R:W VEC	R:W VEC	Internal operation, R:W *8 1 state	R:W *8	
	Advanced R:W *7	R:W *7	Internal operation, 1 state	W:W stack (L)	W:W stack (H)	Internal operation, W:W stack (L) W:W stack (EXR) R:W:M VEC state	R:W:M VEC	R:W VEC+2	Internal operation, R:W *8	R:W *8

Notes: 1. EAs is the contents of ER5. EAd is the contents of ER6.

EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution of the instruction. n is the initial value of R4L or R4. If n = 0, these bus cycles are not executed.

Repeated two times to save or restore two registers, three times for three registers, or four times for four registers.

For the number of states required for byte-size read or write, refer to the relevant microcontroller hardware manual. 4.

5. Start address after return.

Start address of the program.
 Prefetch address, equal to two

Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or software standby mode the read operation is replaced by an internal operation.

8. Start address of the interrupt-handling routine.

An internal operation may require between 0 and 3 additional states, depending on the preceding instruction.

10. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

11. These instructions are supported by the H8S/2600 CPU only

### 2.8 Condition Code Modification

This section indicates the effect of each CPU instruction on the condition code. The notation used in the table is defined below.

$$m = \left\{ \begin{array}{l} 31 \text{ for longword operands} \\ \\ 15 \text{ for word operands} \\ \\ 7 \text{ for byte operands} \end{array} \right.$$
 Si 
$$\text{The i-th bit of the source operand}$$

Ri The i-th bit of the result

Dn The specified bit in the destination operand

The i-th bit of the destination operand

Not affected

Di

1 Modified according to the result of the instruction (see definition)

0 Always cleared to 0

1 Always set to 1

\* Undetermined (no guaranteed value)

Z' Z flag before instruction execution

C' C flag before instruction execution

<b>Table 2.7</b>	Con	diti	on (	Code	e Mo	dification
Instruction	Н	N	Z	٧	С	Definition
ADD	<b>1</b>	<b>\( \)</b>	<b>\( \)</b>	<b>\( \)</b>	<b>1</b>	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{Rm-4} + Sm-4 \cdot \overline{Rm-4}$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
ADDS	_	_	_	_	_	
ADDX	<b>\$</b>	<b>\( \)</b>	<b>\( \)</b>	<b>1</b>	<b>1</b>	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{Rm-4} + Sm-4 \cdot \overline{Rm-4}$
						N = Rm
						$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
						$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
AND	_	<b>1</b>	<b>1</b>	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
ANDC	<b>1</b>	<b>\( \)</b>	<b>\( \)</b>	<b>1</b>	<b>\$</b>	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
BAND	_	_	_	_	<b>1</b>	$C = C' \cdot Dn$
Всс	_	_	_	_	_	
BCLR	_	_	_	_	_	
BIAND	_	_	_	_	<b>1</b>	$C = C' \cdot \overline{Dn}$
BILD	_	_	_	_	<b>1</b>	$C = \overline{Dn}$
BIOR	_	_	_	_	<b>1</b>	$C = C' + \overline{Dn}$
BIST	_	_	_	_	_	
BIXOR	_	_	_	_	<b>1</b>	$C = C' \cdot Dn + \overline{C'} \cdot \overline{Dn}$
BLD				_	<b>\$</b>	C = Dn
BNOT						
BOR		_	_		<b>\$</b>	C = C' + Dn
BSET					_	
BSR		_	_	_	_	
BST	_	_	_	_	_	
BTST	_	_	<b>\$</b>	_	_	Z = <del>Dn</del>
BXOR	_	_	_	_	<b>\$</b>	$C = C' \cdot \overline{Dn} + \overline{C'} \cdot Dn$
CLRMAC*	_	_	_	_	_	
CMP	<b>1</b>	<b>\( \)</b>	<b>\( \)</b>	<b>1</b>	<b>1</b>	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - \overline{1} \cdot \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$

 $C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$ 

Instruction	н	N	z	٧	С	Definition
DAA	*	<b>\( \)</b>	<b>1</b>	*	<b>\( \)</b>	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C: decimal arithmetic carry
DAS	*	<b>\$</b>	<b>1</b>	*	<b>\$</b>	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C: decimal arithmetic borrow
DEC	_	<b>1</b>	<b>1</b>	<b>\( \)</b>	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = Dm \cdot \overline{Rm}$
DIVXS	_	<b>\$</b>	<b>1</b>	_	_	$N = Sm \cdot \overline{Dm} + \overline{Sm} \cdot Dm$
						$Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
DIVXU	_	<b>1</b>	<b>1</b>	_	_	N = Sm
						$Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
EEPMOV	_	_	_	_	_	
EXTS	_	<b>1</b>	<b>1</b>	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
EXTU	_	0	<b>1</b>	0	_	$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
INC	_	<b>1</b>	<b>1</b>	<b>\$</b>	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Dm} \cdot Rm$
JMP	_	_	_	_	_	
JSR	_	_	_	_	_	
LDC	<b>\$</b>	<b>1</b>	<b>1</b>	<b>\( \)</b>	<b>1</b>	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
LDM	_	_	_	_	_	
LDMAC*	_	_	_	_	_	
MAC*	_	_	_	_	_	
MOV	_	<b>1</b>	<b>1</b>	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
MOVFPE	_	<b>\$</b>	<b>1</b>	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
MOVTPE	_	<b>1</b>	<b>1</b>	0		N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
MULXS	_	<b>\$</b>	<b>1</b>	_	_	N = R2m
						$Z = \overline{R2m} \cdot \overline{R2m-1} \cdot \dots \cdot \overline{R0}$

Instruction	н	N	z	٧	С	Definition
MULXU	_	_	_	_	_	
NEG	<b>\$</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	H = Dm-4 + Rm-4
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = Dm \cdot Rm$
						C = Dm + Rm
NOP	_	_	_	_	_	
NOT	_	$\updownarrow$	$\updownarrow$	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
OR	_	$\updownarrow$	$\updownarrow$	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
ORC	<b>\$</b>	$\updownarrow$	$\updownarrow$	<b>1</b>	$\updownarrow$	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
POP	_	$\updownarrow$	$\updownarrow$	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
PUSH	_	<b>\</b>	$\updownarrow$	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
ROTL	_	$\updownarrow$	$\updownarrow$	0	$\updownarrow$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
ROTR	_	<b>\( \)</b>	$\updownarrow$	0	$\updownarrow$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or C = D1 (2-bit shift)
ROTXL	_	$\updownarrow$	$\updownarrow$	0	$\updownarrow$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - \overline{1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
ROTXR	_	<b>\$</b>	<b>\( \)</b>	0	<b>\$</b>	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or C = D1 (2-bit shift)
RTE	<b></b>	<b>\$</b>	<b>1</b>	<b>1</b>	<b>\$</b>	Stores the corresponding bits of the result.
RTS		_	_	_	_	
SHAL	_	<b>\$</b>	<b>\( \)</b>	<b>\$</b>	<b>\$</b>	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Dm \cdot \overline{Dm-1} + \overline{Dm} \cdot \overline{Dm-1}} $ (1-bit shift)
						$V = Dm \cdot \overline{Dm-1} \cdot \overline{Dm-2} + \overline{Dm} \cdot \overline{Dm-1} \cdot \overline{Dm-2} \text{ (2-bit shift)}$
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)

Instruction	Н	N	Z	٧	С	Definition
SHAR	_	<b>\$</b>	<b>\$</b>	0	<b>1</b>	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SHLL	_	$\updownarrow$	$\updownarrow$	0	$\updownarrow$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or $C = Dm-1$ (2-bit shift)
SHLR	_	0	<b>1</b>	0	<b>1</b>	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SLEEP	_	_	_	_	_	
STC	_	_	_	_	_	
STM	_	_	_	_	_	
STMAC*	_	<b>\$</b>	<b>\$</b>	<b>\$</b>	_	N = 1 if MAC instruction resulted in negative value in MAC register
						Z = 1 if MAC instruction resulted in zero value in MAC register
						V = 1 if MAC instruction resulted in overflow
SUB	<b>\$</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
SUBS	_	_	_	_	_	
SUBX	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>\$</b>	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
TAS	_	<b>1</b>	<b>1</b>	0	_	N = Dm
						$Z = \overline{Dm} \cdot \overline{Dm-1} \cdot \dots \cdot \overline{D0}$
TRAPA	_	_	_	_	_	
XOR	_	<b>\$</b>	<b>1</b>	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
XORC	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.

Note: \* These instructions are supported by the H8S/2600 CPU only.



# Section 3 Processing States

#### 3.1 Overview

The CPU has five main processing states: the reset state, exception handling state, program execution state, bus-released state, and power-down state. Figure 3.1 shows a diagram of the processing states. Figure 3.2 indicates the state transitions.




Figure 3.1 Processing States




Figure 3.2 State Transitions

## 3.2 Reset State

When the  $\overline{RES}$  input goes low all current processing stops and the CPU enters the reset state. Reset exception handling starts when the  $\overline{RES}$  signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to the relevant microcontroller hardware manual.

### 3.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to a reset, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address.

#### 3.3.1 Types of Exception Handling and Their Priority

Exception handling is performed for traces, resets, interrupts, and trap instructions. Table 3.1 indicates the types of exception handling and their priority. Trap instruction exception handling is always accepted, in the program execution state.

Exception handling and the stack structure differ according to the interrupt control mode set in SYSCR.

**Table 3.1** Exception Handling Types and Priority

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High	Reset	Synchronized with clock	Exception handling starts immediately when RES changes from low to high
	Trace	End of instruction execution or end of exception-handling sequence*1	When the trace (T) bit is set to 1, the trace starts at the end of the current instruction or current exception-handling sequence
	Interrupt	End of instruction execution or end of exception-handling sequence*2	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed*3

Notes: 1. Traces are enabled only in interrupt control modes 2 and 3. Trace exception-handling is not executed at the end of the RTE instruction.

- 2. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.
- 3. Trap instruction exception handling is always accepted, in the program execution state.

For details on interrupt control modes, exception sources, and exception handling, refer to the relevant microcontroller hardware manual.

#### 3.3.2 Reset Exception Handling

After the RES pin has gone low and the reset state has been entered, reset exception handling starts when RES goes high again. When reset exception handling starts the CPU fetches a start address (vector) from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during reset exception handling and after it ends.

#### 3.3.3 Trace

Traces are enabled only in interrupt control modes 2 and 3. Trace mode is entered when the T bit of EXR is set to 1. When trace mode is established, trace exception handling starts at the end of each instruction.

At the end of a trace exception-handling sequence, the T bit of EXR is cleared to 0 and trace mode is cleared. Interrupt masks are not affected.

The T bit saved on the stack retains its value of 1, and when the RTE instruction is executed to return from the trace exception-handling routine, trace mode is entered again. Trace exception-handling is not executed at the end of the RTE instruction.

Trace mode is not entered in interrupt control modes 0 and 1, regardless of the state of the T bit.

### 3.3.4 Interrupt Exception Handling and Trap Instruction Exception Handling

When interrupt or trap-instruction exception handling begins, the CPU references the stack pointer (ER7) and pushes the program counter and other control registers onto the stack. Next, the CPU alters the settings of the interrupt mask bits in the control registers. Then the CPU fetches a start address (vector) from the exception vector table and execution branches to that address.

Figure 3.3 shows the stack after exception handling ends, for the case of interrupt mode 1 in advanced mode.

### 3.3.5 Usage Notes

### (1) Conflict between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and if an interrupt is generated during execution of the instruction, the interrupt concerned will still be



enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored. The same also applies when an interrupt source flag is cleared to 0. The above conflict will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked by the CPU.

#### (2) Instructions that Disable Interrupts

The instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions are executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

### (3) Interrupts during Execution of EEPMOV Instructions

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at the next break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W

> MOV.W R4,R4

BNE Ь1




Figure 3.3 Stack Structure after Exception Handling (Example)

# 3.4 Program Execution State

In this state the CPU executes program instructions in sequence.



#### 3.5 Bus-Released State

This is a state in which the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, the CPU halts except for internal operations.

Bus masters other than the CPU may include the direct memory access controller (DMAC) and data transfer controller (DTC).

For further details, refer to the relevant microcontroller hardware manual.

#### 3.6 Power-Down State

The power-down state includes both modes in which the CPU stops operating and modes in which the CPU does not stop. There are three modes in which the CPU stops operating: sleep mode, software standby mode, and hardware standby mode. There are also two other power-down modes: medium-speed mode and module stop mode. In medium-speed mode the CPU and other bus masters operate on a medium-speed clock. Module stop mode permits halting of the operation of individual modules, other than the CPU. For details, refer to the relevant microcontroller hardware manual

### 3.6.1 Sleep Mode

A transition to sleep mode is made if the SLEEP instruction is executed while the software standby bit (SSBY) in the system control register (SYSCR) is cleared to 0. In sleep mode, CPU operations stop immediately after execution of the SLEEP instruction. The contents of CPU registers are retained.

#### 3.6.2 Software Standby Mode

A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit in SYSCR is set to 1. In software standby mode, the CPU and clock halt and all on-chip operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.

### 3.6.3 Hardware Standby Mode

A transition to hardware standby mode is made when the  $\overline{STBY}$  pin goes low. In hardware standby mode, the CPU and clock halt and all on-chip operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

# Section 4 Basic Timing

#### 4.1 Overview

The CPU is driven by a system clock, denoted by the symbol  $\phi$ . The period from one rising edge of  $\phi$  to the next is referred to as a "state." The memory cycle or bus cycle consists of one, two, or three states. Different methods are used to access on-chip memory, on-chip supporting modules, and the external address space. Refer to the relevant microcontroller hardware manual for details.

# 4.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word access. Figure 4.1 shows the on-chip memory access cycle. Figure 4.2 shows the pin states.




Figure 4.1 On-Chip Memory Access Cycle




Figure 4.2 Pin States during On-Chip Memory Access

## 4.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in two states. The data bus is either 8 bits or 16 bits wide, depending on the particular on-chip register being accessed. Figure 4.3 shows the access timing for the on-chip supporting modules. Figure 4.4 shows the pin states.




Figure 4.3 On-Chip Supporting Module Access Timing




Figure 4.4 Pin States during On-Chip Supporting Module Access

## 4.4 External Address Space Access Timing

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-state or three-state bus cycle. Figure 4.5 shows the read timing for two-state and three-state access. Figure 4.6 shows the write timing for two-state and three-state access. In three-state access, wait states can be inserted. For further details, refer to the relevant microcontroller hardware manual.




Figure 4.5 External Device Access Timing (Read Timing)




Figure 4.6 External Device Access Timing (Write Timing)

# Renesas 16-Bit Single-Chip Microcomputer Software Manual H8S/2600 Series, H8S/2000 Series

Publication Date: 1st Edition, March 1995

Edited by:

Rev.4.00, February 24, 2006

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.
Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.



#### RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 LUjiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: -865 (21) 5877-1818, Fax: -865 (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: -655-6213-0200, Fax: -655-6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390. Fax: <603> 7955-9510

# H8S/2600 Series, H8S/2000 Series Software Manual



Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan