


Combinational Circuits

- A function is a relation between a set of inputs and a set of permissible outputs with the property that each input is related to exactly one output.

Decoder


- Take a binary input number, and output of corresponding **one-hot** output
- Output one bit of the output number, its position corresponds to the input value
- Output width is always 2 to the power of input width
- N-input decoder has 2^N outputs



Multiplexer (MUX)

- Consists of multiple inputs, and a single output
- A select input determines what input should be connected to the output

Diagram



Timing Diagrams

- Timing diagrams show the behavior of a circuit with progression of time

Verilog

Hardware Description Languages (HDL)

- HDLs are programming-like languages that are used to describe hardware
- HDLs are synthesized and optimized to produce gateways

Modules

- A module is an abstract description (analog to encapsulation) of a functionality.

Verilog Module Declaration

1) Module SomeName (input port1, port2, output port3)

2) module SomeName(
input a,b,c,
output y);
// Describe your circuit here
endmodule

- The endmodule keyword indicates the end of a statement that describes the module description.

Verilog

- Verilog uses a special control for handling multi-bit signals (buses).

Turned by specifying a range:

module add8 (input [7:0] a,
input [7:0] b,
output [7:0] y);

// add module internal here

endmodule

We can declare multi-bit signals (buses) as we have seen from above in Verilog.

- On occasion, we need the bus using the right number, and the IEEE uses 0.

E.g. 16-bit signal: [15:0]

8-bit signals: [7:0]

16-bit signals: [15:0]

We can select individual bits of the value:

assign y[0] = some[3]; // assign bit 0 of some to y

We can also select a range of the value:

assign y = some[3:0]; // assign bits 3 to 0 of some to y

We can assign to individual bits or a range:

assign y[0] = 0;

assign y[1] = 1;

@event: Value of value if assignments don't match.

Local condition

It is sometimes very useful to be able to concatenate a number of signals into a single signal.

Concatenation is signified by using brackets containing bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit

A bit


A bit

Seven Segment Decoder

Inputs X[3:0]

Hexadecimal digits (binary)

	a	b	c	d	e	f	g
0 (0000)	1	1	1	1	1	0	0
1 (0001)	0	1	1	0	0	0	0
2 (0010)	1	1	0	1	1	0	0
3 (0011)	1	1	1	1	0	0	1
4 (0100)	0	1	1	0	0	1	1
5 (0101)	1	0	1	1	0	1	1
6 (0110)	1	0	1	1	1	1	1
7 (0111)	1	1	1	0	0	0	0
8 (1000)	1	1	1	1	1	1	1
9 (1001)	1	1	1	1	0	1	1
A (1010)	1	1	0	1	1	1	1
B (1011)	1	1	1	0	1	1	1
C (1100)	0	1	1	1	1	1	0
D (1101)	1	0	1	1	1	1	0
E (1110)	1	0	1	0	1	1	1
F (1111)	1	0	0	1	1	1	1



7x7 MUXS



Module Instantiation

We instantiate a module by making its name and giving an instance name.

Module instantiation

module add_half (input a,b,
output sum,cout);

sum = a+b;

cout = (a>4'b1111);

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

Gate-Level Primitives

Utility module to work with basic primitives to model

Boolean gates and combinational logic

or(a,b,c) =>

and(a,b,c) =>

The (single) output is always the first argument

Wires

We can declare internal wires in a module, using the wire keyword:

Wire int_signal; // This creates a wire (still zero) that we

can use to connect gates together.

Module add8 (input a,b,c,
output out);

use out[0], out[1],

out[2], out[3], out[4],

out[5], out[6], out[7];

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

Tutorial 8

- 1) Using a behavioral description, write a Verilog module that has three 8-bit inputs, a, b, and c, and outputs the (max(a,b,c) and min(a,b,c)). The module should output the difference between the two. You should use if statements. You can ignore input ports.

Pseudocode

Inputs: a[7:0], b[7:0], c[7:0]

Outputs: max[7:0], min[7:0]

if (a > b) max = a;

else if (a > c) max = a;

else if (b > c) max = b;

else if (c > b) max = c;

if (a < b) min = a;

else if (a < c) min = a;

else if (b < c) min = b;

else if (c < b) min = c;

diff = max - min;

endmodule

endmodule

endmodule

endmodule

endmodule

Verilog

module add8 (input a[7:0], b[7:0], c[7:0],
output sum[7:0], cout[1:0]);

sum = a+b+c;

cout = (sum > 4'b1111);

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

endmodule

SEQUENTIAL CIRCUITS

Sequential circuits introduce the idea of state.

The state of a circuit enables sufficient information

about the past to determine how it will react with inputs

to produce an output.

If Statement

always @ *

Case Statement

always @ *


Multiple always blocks

The order of multiple always blocks in a module doesn't matter.

The output of a sequential circuit depends on both the current inputs and previous inputs.


Self-Start (SR) Latch

The MOST BASIC circuit for storing a bit.




Transparent D-Latch

The D latch, also the transparent latch, removes the possibility of invalid inputs.
- Transmits whatever is at its input to its output.
- A single input controls both states of the latch.
The D latch effectively passes its input through to its output whenever the enable input is high.



Truth Table

D	en	Q	Function
0	x	0	Store
1	0	0	Transparent
1	1	1	Transparent




We can use an edge triggered flip-flop to overcome the limitation of D-latches.

Master-slave latches 2 latches stages.

- Master stage is enabled when clock is low and samples the current input, while slave is disabled, locking in the value.
- When the clock goes high, the master is disabled, and the slave uses the value from the master to determine its output.
- Hence, the only time an output can change is at the rising edge.
- For a negative-edge triggered setup, the master responds to high enable, and the slave to low enable.

D-Flip-Flop Timing diagram



- Have transitions on the output only occur at the **RISING** clock edge.
- Latches can be level-sensitive, i.e. their output changes when the control (enable) input is HIGH!

- A Flip-Flop is a circuit that changes its output only at the control signal's edges.

- Positive edge-triggered: output changes when control goes from 0 to 1.
- Negative edge-triggered: output changes when control goes from 1 to 0.

Synchronous Counter

At each clock edge, the incremented value, is derived from the current output, is passed to q.


module simplecount (input clk, nbit, output reg [3:0] q);

```
always@ (posedge clk)
begin
    if (q < 4) q = q + 1;
    else q = 0;
end
```

Shift Registers in Verilog

Shift registers take a single input and pass it through a chain of flip-flops.

At each clock cycle, the input progresses one stage.





(Memory)

- Consists of an array of storage elements.
- Connected as: Register → 1 stage clock.
- Each storage element has a unique address.

- We should be able to select which register to store to using an address.
- We should be able to read the value out of any register, again using the address.

Serial Data Transfer



Clock

- A signal that continuously toggles between 0 and 1 at a fixed rate.

clk ~~~~~

Period => the time to complete one multiple cycle - we call this a cycle.



Frequency => inverse of period.

Register


When we combine multiple D flip-flops together to store multiple bits, we call this a register.

Verilog Sequential Circuits

- Generalised sequential blocks in Verilog is generally used to describe synchronous circuits, i.e. logic triggered components.

- Synthesis tools will generally convert designs to D-type flip-flops/registers.

Registers in Verilog



This creates a 1-bit register/D flip-flop with input d and output q.

Note the **always** block format - few conditional, use **if** signals, or use **always@**.

- For **synchronous**, we use **always@ (posedge clk)**.

↑ This tells the synthesis tools that the block's behaviour should only happen on the clock rising edge. Hence creating a flip-flop/register.

Clock and Reset

The signal name should be whatever the clock signal is => clk, gen_clk, clock, clk240m.


If we're naming it, we often just use clk.

Remember to add the clock input to your module port list.

ALL synchronous always blocks should use the same clock signal.

module simplereg (input [3:0] d, input clk, rst, output reg [3:0] q);

```
always@ (posedge clk or negedge rst)
begin
    if (rst) q <= 8'b0000_0000;
    else q <= d;
end
endmodule
```



```
begin
    if (alarm == 1'b1)
    begin
        if (alarm_low)
            sum = 1'b10;
        else
            sum = 1'b1;
        light = 1'b1;
    end
    else
        sum = 1'b10;
        light = 1'b0;
    end
end
```

```
2'd0: y <= a;
2'd1: begin
    y = 1;
    z = c;
end
2'd2: y <= c;
2'd3: y <= b || b0;
```

Always Latches
always@*
begin
if (valid) begin
x = a || b;
y = c;
end
else
x = a; y = 1;
end

Always Latches
always@*
begin
if (valid) begin
x = a || b;
y = c;
end
else
x = a;
end

Multiple always blocks

The order of multiple always blocks in a module doesn't matter.

- They run concurrently.


Always Latches

```
always@*
begin
    if (valid) begin
        x = a || b;
        y = c;
    end
    else
        x = a; y = 1;
end
```

One way to fix this is to use a default assignment at the top of the always block.


```
always@*
x = 0;
begin
    if (valid) begin
        x = a || b;
        y = c;
    end
    else
        x = a;
end
```

- The default is overwritten by any subsequent assignment.
- Assignments at the top of an always block are known as a **glitch-free** if uncombinational logic needs to call your signals.



Truth Table

d	en	Q	Function
0	x	0	Store
1	0	0	Transparent
1	1	1	Transparent



Falling-edge triggered always@ (negedge clk)


Reset the value in a register - Asynchronous => asynchronous, outside of register set to the next value. Synchronous => ^, but only at a **RISING EDGE!**

Assignments in Always Blocks


Combinational Always Blocks => (=) linking assignments **ORDER MATTERS**
Synchronous Always Blocks => (<=) non-blocking assignments **ORDER DOES NOT MATTER**

Sequences & States

- For the counter, the sequence is easy to reason about
- At each point in time, the system is in a **state**, that determines what the output should be
- At each function point, the circuit moves from its **current state** to the **next state**, corresponding to the one with the next target output.
- We can think of circuits as being **state machines**





000
001
010
011
100
101
110
111




State transition diagram

- Each node is a possible **state** of the system
- It shows the movement from one state to the next.
- In this case, the states are simply labeled with their output values.



We can indicate conditions for transitions on the transition diagram



What about an up/down counter?





OTHER INPUTS RESULT IN NO TRANSITION!!

FINITE STATE MACHINES (FSM)


- Describes a system using a finite number of states and the associated transitions
- In synchronous design, an FSM is in one state for the duration of the clock cycle.
- At every rising clock edge, the FSM may transition to another state
- Whether it transitions or not depends on the input values at the rising edge
- Once it makes the transition, it remains in that state for the next cycle.

- We can label the states in a finite-state machine with any meaningful name
- In the counter sequences, we saw we just used the counter value, but often we need more meaningful information
- They are called **finite** because FSMs have a finite number of states (unlike some other representations in other domains)
- **"Machine"** refers to a general object that can execute an abstract language.

A Single Example



- We can indicate the outputs above, below or beside their corresponding states
- It is also possible to put the outputs inside the state bubbles (can be an n-segment line to state names)
- Include a legend so it is clear what the output signal is called




Adding Inputs

- What if we want the previous FSM to only output the three cycle high pulse when an input signal is high.



Input b
Output x



- Now the FSM remains in state off until the input goes high
- At that point it outputs a 1 as it passes through a0, a1 and a2, before returning to off.



While diagrams are useful, sometimes it helps to write the FSM information in a state transition table.

PORTABLE:

The following FSM has 4 STATES S0, S1, S2, S3 and 2 inputs (PBET and SW). It also has an output C. Complete the following timing diagram of the FSM by defining the waveform for STATE and output C.



STATE TRANSITION DIAGRAM

STATE TRANSITION TABLE

Current state	b=0	b=1	Output
a0	a1	a2	0
a1	a2	a3	1
a2	a3	off	1
a3	off	off	1

either input writing state transition table

Current state	b	next state	Output
a0	0	a1	0
a1	0	a2	1
a2	0	a3	1
a3	0	off	1
a0	1	a2	0
a1	1	a3	1
a2	1	off	1
a3	1	off	1