

## Memory operations

→ Load: transfer the contents of memory location to processor register.

→ Store: transfer the content of processor's register into memory location.

7  
4  
.  
.

$M[A] \leftarrow [R_1]$   
Store  $M[A]$ ,  $R_1$

$R_1 \leftarrow M[A]$

Load  $R_1$ ,  $M[A]$

ALU  
↓  
MDR  
+ WB  
MAR

-1-

## Instruction and Ins<sup>n</sup> sequencing:

- 1) Data transfer between memory location and register.
  - 2) ALU operations on data
  - 3) Program sequencing and control
  - 4) I/O transfer.
- Instruction format
- 1.1 Register Transfer Notation
- 1.2 Assembly lang. notation
- conditional codes
- Branching Instructions


-2-

1.1 RTN  
 → contents inside the Register is denoted by placing [ ]

$$M/R \leftarrow [R]$$

1.2 Assembly lang. notation

→ used to understand low-level lang like Machine Instructions




-3-

2) ALU operations on data.

Instruction format:  $\xrightarrow{\text{Adv.}}$   
 1) Useful for shorter codes.

IR: variable size

$\xrightarrow{\text{disadvantage}}$   
 1) # of Ins<sup>n</sup> req to specify operand >



3 - Addressed Instruction format:

# of Ins<sup>n</sup> req to specify opcode. Instruction register.



Ex:

Add R<sub>1</sub>, A, B

$$R_1 \leftarrow M[A] + M[B]$$

-4-

## 2 - Addressed Ins<sup>n</sup> format

(opcode | operand<sub>1</sub>) operand<sub>2</sub>

Add A, B

Ex:

Add A, B

$$A] \leftarrow M[A] + M[B]$$

1- Addressed Instruction format.

→ It uses implied Accumulator Register for data manipulation.

Ex:

Load A

$$Acc \leftarrow M[A]$$

• • <

opcode | operand

→ CPU will use its own Acc.  
→ Reg, so there is no need to specify the address.

-5-

## 0 - Address Ins<sup>n</sup>

→ no operand's address.

→ only opcode.

opcode

→ stack ~~organized~~  
organized  
organization

Example:

push  
lop

Push An  
→ Add  
push.

→ fast  
→ less no. bits  
are required.

+ X 3, 2, 1  
3 X 2 + 1 ↗

-6-

Q. Evaluate the Expression  $\frac{R_1}{(A+B)} * \frac{R_2}{(C+D)}$  using 3, 2, 1, 0 Ins<sup>n</sup> format.  
SOL " 3-address Ins".

Ins<sup>n</sup>:

Add  $R_1, M[A], M[B]$

Add  $R_2, M[C], M[D]$

Mul  $R_3, R_1, R_2$


$$\frac{R_1}{(A+B)} * \frac{R_2}{(C+D)}$$

notations

$$R_1 \leftarrow M[A] + M[B]$$

$$R_2 \leftarrow M[C] + M[D]$$

$$R_3 \leftarrow R_1 * R_2$$



$$\begin{array}{c} R_1 \quad R_2 \\ \hline (A+B) * (C+D) \end{array}$$

2-address Ins<sup>n</sup> format

Load $R_1, A$	$R_1 \leftarrow M[A]$	
Add $R_1, B$	$R_1 \leftarrow [R_1] + M[B]$	
Load $R_2, C$	$R_2 \leftarrow M[C]$	
Add $R_2, D$	$R_2 \leftarrow [R_2] + M[D]$	
$\rightarrow$ Mul $R_1, R_2$	$R_1 \leftarrow [R_1] * [R_2]$	Add $A, B$
Mov $X, R_1$	$M[X] \leftarrow [R_1]$	$M_{OU}$


-9-

$$(A+B) * (C+D)$$

1 address Ins<sup>n</sup>

2  
Add  $A, B$  OP

1 Load A	$ACC \leftarrow M[A]$
2 Add B	$ACC \leftarrow [ACC] + M[B]$
3 $\xrightarrow{MUL}$ Mov X	$M[X] \leftarrow [ACC]$
4 Load C	$ACC \leftarrow M[C]$
5 Add D	$ACC \leftarrow [ACC] + M[D]$
Mul X	$M[X] \leftarrow ACC * M[X]$



-10-

$$(A+B)*(C+D)$$

O-address.

Push A  
Push B

$$TOS \leftarrow M[A]$$



Add  
Add  
Push C  
Push D  
Add  
Mul

$$TOS \leftarrow M[B]$$


$$TOS \leftarrow (A+B)$$

$$TOS \leftarrow M[C]$$

$$TOS \leftarrow M[D]$$

$$TOS \leftarrow C+D$$

$$\hookrightarrow TOS \leftarrow (A+B) * (C+D)$$



Move X


By using Pop operation  
Pop X       $M[X] \leftarrow TOS$

-11-

Instruction Sequencing.

Add C, A, B

→ move R<sub>1</sub>, A



what if, there are n numbers for sum

Add R<sub>1</sub>, B

move C, R<sub>1</sub>

W<sub>0</sub> { move R<sub>1</sub>, num<sub>1</sub> }  
W<sub>1</sub> { add R<sub>1</sub>, num<sub>2</sub> }  
W<sub>2</sub> { add R<sub>1</sub>, num<sub>3</sub> }  
...  
W<sub>n</sub> { add R<sub>1</sub>, num<sub>n</sub> }

$m = 100$

func Seg




sum  
num<sub>1</sub>  
num<sub>2</sub>

data Seg

-12-

## Tons" Sequencing: Branch Instruction



-13-


## Addressing Modes


→ representation in which location of an operand is specified  
with-in Ins<sup>n</sup>:

Important terms:

$$\Sigma A = \underline{[R_1]}$$

$$EA = [R_{ij}]$$





-15-

### 2) Relative AM

$EA = [PC] + \text{Address field of the instruction}$

$$\begin{aligned}
 PC &\Rightarrow 2000 \\
 &= 2008 + 3 \\
 EA &= [2008 + 3] \\
 &= [200B]
 \end{aligned}$$

$EA =$

$\rightarrow$  Program Relocation  
 $\rightarrow$  Cal. of BTA


-16-

## 8) Index AM

→ Index Register used to calc EA

$$\rightarrow EA = [ \text{Address}_{\text{base}} + [R_{\text{Index}}] ]$$

10) Auto-decrement



$$EA = [300_2 + 2] \quad 10) \text{ Base Register AM}$$

$$= [300_4] \rightarrow EA = [ \text{Address}_{\text{base}} + [R_{\text{Index}}] ]$$



## 9) Auto-increment AM

→ Used to perform loops.

$R_{\text{auto}} = [R_{\text{auto}}] + \text{Step-size}$  → depend on the size of operand  
→ if  $R_{\text{auto}}$  contains MA, then MR is required

Move |  $m[500]$  | mode


AM	EA	Content	
Direct	$m[500]$	800	399
Immediate	-	500	400
Indirect	$[500]$	300	500
Relative	$[702]$	325	600
Index	$[600]$	900	702
Register direct	$[R_1]$	400	800
" Indirect	$[R_1]$	700	
Auto Increment	$[R_1]$	701	-
Auto Decrement	$[R_1] - 1$	699	

Load to AC   Mode		
Address = 500	$I_1$	$[R_{\text{auto}}] + \text{Step-size}$
next Instr	$I_2$	$= [400] + 1 = 700 - 1$
400		$= 701 = 699$
700		
800		
900		
325		
300		

$$PC = 200 \quad 202 \quad R_1 \\ R_1 = 400 \quad [400]$$

$$IR = 100 \quad [100] \\ \text{Step-size} = [400]$$

$$EA = [R_1] + \text{Address} \\ = [100] + [500] =$$




-19-

Q. Memory locations 1000, 1001, and 1020 have data values 18, 1 and 16.  
 consider the following Instructions:


$I$ $A[R_0]$ $(@B(R_0))$ $@A$	<b>MovI</b> $R_s, 1$ ✓ None immediate
	<b>Load</b> $R_d, 1000(R_s)$ $R_d, 1000$ ✓ Load from memory (AM $\rightarrow$ Index Addressing)
	<b>ADDI</b> $R_d, 1000$ Add Immediate
$R_d \leftarrow R_d + 1000$ $R_d \leftarrow 1001$	<b>StoreI</b> $0(R_d), 20$ $R_d \leftarrow [1000 + [R_s]]$ $R_d \leftarrow [1000 + 1]$ $R_d \leftarrow [1001]$ Store Immediate 1001 $\begin{array}{ c } \hline 1000 & 18 \\ \hline 1001 & 20 \\ \hline 1020 & 16 \\ \hline \end{array}$

what will be the value in location 1001 after execution?

-20-




-21-




-22-

## Expanded opcode Technique



-23-




1 A I possible from the given fact.

$$\text{format} = (2^3 - 5) \cdot 2^4 \\ = 48$$

$$5 - 2AI$$
$$32 \rightarrow 1AI$$


256 ? → OAI

gate exam Question  
Based on this topic




$$\begin{array}{l}
 \begin{array}{rcl}
 0 & 000 & \rightarrow + \\
 001 & \rightarrow \times \\
 010 & \rightarrow -
 \end{array}
 &
 \begin{array}{l}
 \therefore 32 - (6+6+6) \\
 = 32 - 18 \\
 = 14 \text{ bits}
 \end{array}
 &
 \begin{array}{l}
 \log_2 45 = \\
 \log 64
 \end{array}
 \\
 \boxed{7} & & \\
 \boxed{111} & &
 \end{array}$$

-25-




-26-

number representation



-27-

Standard format



E: Exponent in bias form.

$$\text{bias} = 2^{K-1} = 2^5 - 1 = 2^4 = 16$$

$$\boxed{\text{bias} = 16}$$

Excess 64 code

bias	
-16	<u>16</u>
-15	<u>15</u>
-14	<u>14</u>
1	<u>1</u>
0	<u>0</u>


Range:  $-2^{5-1}$  to  $+2^{5-1}$   
 $-2^{+4}$  to  $+2^{+4}$  (0-31)  
 $-16$  to  $+15$

bias.

32-bit unsigned format

-28-

Mantissa



-29-

$$\begin{array}{l} \stackrel{\otimes}{=} + (19.25)_{10} \\ (10011.01)_2 \\ \longrightarrow M: 0.1001101 \times 2^5 \\ \text{bias} = 2^{K-1} \\ = 2^{6-1} \\ = 2^5 = 32 \\ E = (100101)_2 \end{array}$$

$$\begin{array}{c} \leftarrow 16 \text{ bits} \rightarrow \\ \boxed{S \boxed{E} \boxed{M}} \\ \boxed{1 \quad 6 \quad 9} \\ \hline \boxed{0 \quad 100101 \quad 100110100} \\ \boxed{1 \quad 6 \quad 9} \end{array}$$

$$e = 5$$

$$M = 100110100$$

$$(7 \text{ bits})$$

$$0100101100110100$$

-30-

## Addition/Sub of floating numbers.

- 1) check for 0's
- 2) align with Mantissa
- 3) Perform operation
- 4) Normalize the Result.

$$\begin{array}{r}
 0.1 \\
 0.001 \\
 \hline
 0.5 \quad 0.2 \quad 0.02 \quad 0.05 \\
 \textcircled{1} \quad \textcircled{1} \quad \textcircled{1} \quad \textcircled{1} \\
 0.6 \quad 0.7
 \end{array}$$

Example perform addition

$$\begin{array}{r}
 0.583123 \times 10^3 \quad \times 10^4 \\
 (0.123000 \times 10^{-1}) \times 10^4 \rightarrow 10^3 \\
 \hline
 10^3 \quad \text{less loss of bits} \quad 10^{-1} \quad \text{positive fraction}
 \end{array}$$

$$\begin{array}{r}
 0.583123 \times 10^3 \\
 0.000012 \times 10^2 \\
 \hline
 0.583135 \times 10^3
 \end{array}
 \quad
 \begin{array}{r}
 0.230000 \times 10^{-1} \\
 0.123000 \times 10^{-1} \\
 \hline
 0.353000 \times 10^{-1}
 \end{array}$$

-31-

1) In Addition, if there is overflow bit -

$$\begin{array}{r}
 \rightarrow \text{point should be left shift} \\
 + \frac{0.534 \times 10^3}{0.712 \times 10^3} \\
 \hline
 1.246 \times 10^3 \\
 \hline
 0.124 \times 10^4
 \end{array}$$


2) In Subtraction, if there is underflow bit.

$$\begin{array}{r}
 \rightarrow \text{point should be right shift} \\
 +0 +\infty \quad -0 -\infty \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 - \frac{0.534 \times 10^3}{0.521 \times 10^3} \\
 \hline
 0.013 \times 10^3 \\
 \hline
 0.130 \times 10^2
 \end{array}$$


-32-

## IEEE-754 Standard



Single precision.

$$\text{bias} = 127$$



double Precision.

$$\text{bias} = 1023$$

L L

-33-

special cases.

S	E	M	Number.
0	000 — 000	000 — 000	+0
1	000 — 000	000 — 000	-0
0	111 — 111	000 — 000	$+\infty$
1	111 — 111	000 — 000	$-\infty$
0/1	L1L --- LLL	$M \neq 0$	not a number
0/1	000 — 000	$M \neq 0$	denormalized numt
0/1	$E \neq 00 — \infty$ 11 — 11	$M = XXX$	number (Implicit mode)

L L


-34-

## Implicit Mode

0.0000—1111


Case 1

$$+1.1 \times 2^{-126}$$



Case 2.

$$0.11 \times 2^{-126}$$



-35-

$$\frac{Q}{S} = \frac{0}{1} \frac{00000000}{1} \frac{100—000}{M}$$

into IEEE-754 Standard

$$M = 100—000$$

$$E = 0$$

$$(-1)^S * 1.1100— * 2^e$$

$$0.1100 \times 2^{-127}$$

$$E = e + \text{bias}$$

$$e = 0 - 127$$

$$e = -127$$

-36-

$$\begin{pmatrix} -14.25 \\ 10 \end{pmatrix}$$

$$\begin{pmatrix} 1110.01 \\ 2 \end{pmatrix}$$

1	8	23	
S	E	M	

Implicit mode

$1.11001 \times 2^3$

$M = 11001$

$E = 3$

$C = 1$     $L = 6$     $4$     $000-$

1100 0001 0110 0100 000    $E = E + bias = 3 + 127 = 130 = (10000010)_2$

given 1

$$\frac{0100000111000000}{S \quad E \quad M} \quad \leftarrow \rightarrow \quad \boxed{\begin{array}{ccc} 1 & 0 & 23 \\ S & E & M \end{array}}$$

$$1.1100-00 \times 2^e$$

$$e = E - bias$$

$$1.11000-00 \times 2^4$$

$$e = 131 - 127$$

$$(11100)_2 = (+28)_{10}$$

$$e = 4$$

-39-

Q

$$0100000011000-00$$

$$(+3.5)_{10} \text{ Ans}$$

Q.

$$(+1.0)_{10}$$

into IEEE 754

format.

$$\begin{array}{c} 1.0 \times 2^0 \\ \hline \boxed{0|011111|000000-1} \\ 3F800000 \end{array}$$

$$E = e + bias$$

$$= 04127$$

$$= (011111)_2$$

-40-