

Total Amount

2,28,000

(Q1) For processor X1 Cycle per Instructions.

(Page 4)

$$X1 \text{ CPI} = 1 + \underbrace{0.3 \times 2}_{\text{Branch Instruction cycle stall}} = \underline{1.6}$$

$X2 \Rightarrow$ and 90% prediction removes stall & Remaining 10% \rightarrow 2 cycle stall.

$$X2 \text{ CPI} = 1 + 0.3 \times (0.9 \times 0 + 0.1 \times 2) = \underline{1.06}$$

$$\therefore \text{Speed up} = \frac{X1}{X2} = \frac{1.6}{1.06} = 1.5094 \approx 1.51\%$$

(Q2) Stage Delays = 150, 120, 150, 160 and 140 ns

Register delay = 5 ns

$$t_{\text{clock (cycle) time}} = \max(\text{stage delays}) + t_{\text{reg}} = 160 + 5 = \underline{165 \text{ ns}}$$

 \therefore For 100 independent instructions

$$T_{\text{total}} = (K-1 + n) t_{\text{clk}} \quad \text{where } K=5 \text{ \& } n=100$$

\therefore for instruction 1 to complete in 5 stages & next instructions will be in pipeline in stages. So 2nd instruction requires only one cycle to complete.

$$\therefore \text{Total Cycles} = \underbrace{K}_{\text{cycles for 1st}} + \underbrace{(n-1)}_{\text{Remaining}} = (n+K-1).$$

$$\therefore \text{Total time} = (5 + 100) \times 165 = 104 \times 165$$

$$\text{Total Time} = 17160 \text{ ns}$$

(Page 2)

Q3) for Non-pipelined processor: 2.5 GHz

$$\therefore \frac{1}{2.5 \text{ GHz}} = 0.4 \text{ ns time per cycle}$$

$$\text{for instruction } T_{\text{non}} = \frac{5 \times 0.4}{\text{cycles}} = 2 \text{ ns/instruction}$$

for Pipelined processor:-

$$\frac{1}{2.5 \text{ GHz}} = \frac{1}{2 \times 10^9 \text{ Hz}} = 0.5 \times 10^{-9} = 0.5 \text{ ns}$$

Average Cycle for instruction CPI

$$= 1 + \frac{(0.30 \times 0.05 \times 50)}{5\%} + \frac{(0.10 \times 0.50 \times 2)}{50\%}$$

memory instruction Branch Instr. H.

$$= 1 + 0.75 + 0.10 = 1.85$$

$$T_{\text{pipelined}} = 1.85 \times 0.5 = 0.925 \text{ ns/instruction}$$

$$\therefore \text{Speedup} = \frac{2.0 \text{ ns}}{0.925 \text{ ns}} \approx 2.16$$

Q4) Total PD stage time for 100 instructions.

$$= 40 \times 3 + 35 \times 2 + 25 \times 1 = 215 \text{ cycles}$$

\therefore Total time :- IF, ID, of Before PD (3) (215) (1) After WB

$$\text{Total Cycle} = 3 + 215 + 1 = 219 \text{ Cycles}$$

Q5) As 3rd Question $\frac{1}{2.5 \text{ GHz}} = 0.4 \text{ ns per cycle}$

$$T_{\text{non}} \text{ Instruction time} = 0.4 \text{ ns} \times 4 \text{ cycles} = 1.6 \text{ ns for full instruction}$$

Non-pipelined processor

$$\text{for Pipelined } \frac{1}{2.5 \text{ GHz}} = 0.5 \text{ ns per cycle} \quad \text{No stall, 4 stages}$$

$$T_{\text{pipe}} = 1 \times 0.5 = 0.5 \text{ ns}$$

$$\therefore \text{Speedup} = \frac{1.6 \text{ ns}}{0.5 \text{ ns}} = 3.2 \text{ times}$$

Institute	
Total Amount	2,28,000

Q6) for old pipeline $T_{\text{max latency}} = 2.2 \text{ ns}$ \therefore clock time = 2.2 ns
 (fig 3) Before branching in Ex stage there are 2 stages IF & ID which can ~~stall~~ sit idle if EX stalls.
 As other stage have 1 CPI therefore stall will be 2 cycle per branch

$$\therefore \text{CPI for old pipeline} = 1 + \frac{0.2 \times 2}{\text{Branch inst}} \rightarrow \text{stall per instruction}$$

$$= 1.4$$

$$\therefore \text{Total pipeline} = 1.4 \times \frac{2.2 \text{ ns}}{\text{CPI}} = 3.08 \text{ ns}$$

New design \Rightarrow 8 stages $\xrightarrow{\text{latency}} 2.2/3 \text{ ns} = 0.733 \text{ ns}$, 1 ns, 1 ns, 1 ns, 0.75 ns
 $T_{\text{new}} = (\text{max latency}) = 1 \text{ ns} \rightarrow \text{Time per CPI}$

Stages IF, ID, RF1, RF2, EX1, EX2, MEM, WB

5 stages can be idle if 6th stage EX2 fails to produce pointer for next instruction.
 As per stage have 1 CPI therefore 5 cycle stall per branch

$$\therefore \text{CPI for new pipeline} = 1 + \frac{0.2 \times 5}{\text{Branch inst}} \rightarrow \text{stall cycle}$$

$$\therefore Q = T_{\text{new pipeline}} = \frac{2.0}{\text{CPI}} \times \frac{1 \text{ ns}}{\text{Time}} = 2 \text{ ns}$$

$$\therefore \text{Ratio } P/Q = \frac{3.08}{2.0} = 1.54$$

(Q7) for 6 stage & 0 overhead that means 6 stages in 1 cycle for time

Note All 6 stages takes same time for execution. (Page 4)

25% instructions has \rightarrow 2 stall cycles each.

We have to speed up this pipeline over non-pipelined design.

For Non pipelined \rightarrow 6 stages per instruction \therefore 6 cycles for instruction execution

$$\therefore \text{Time/instruction} = 6 \times T \rightarrow \text{where } T = \text{time per Cycle}$$

$$\text{If } N \text{ instruction the } T_{\text{nonpipe}} = N \times 6T$$

Now Pipelined execution (No stall) \rightarrow Ideal case.

We will complete 1 instruction per cycle

$$\therefore \text{Time/instruction} = 1 \times T = T$$

But our case has 25% instruction \rightarrow 2 stall cycle stall \therefore

$$\therefore \text{CPI } \frac{\text{Time}}{\text{instruction}} = 1 + 0.25 \times \frac{2}{\text{instruction}} = 1.5 \text{ CPI}$$

$$\therefore \text{Time/instruction} = \frac{1.5 \times T}{\text{CPI}} = 1.5 T$$

$$\therefore \text{For } N \text{ instruction } T_{\text{pipeline}} = 1.5 T$$

$$\therefore \text{Speedup} = \frac{T_{\text{nonpipe}}}{T_{\text{pipeline}}} = \frac{6 \times T}{1.5 T} = \underline{\underline{4}}$$

(Q8) Note for Non-pipelined design


$$\begin{aligned} \text{Total Cycle time} &= \text{Sum of stage delay} + \text{One Reg delay} \\ &= (5 + 6 + 11 + 8) + 1 = 31 \text{ ns for one instruction} \end{aligned}$$

But For pipelined Design.

$$\begin{aligned} \text{Total Cycle time} &= \text{max stage delay} + \text{reg delay} \\ &= 11 + 1 = 12 \text{ ns} \end{aligned}$$

$$\therefore \text{Speedup} = \frac{\text{Total } T_{\text{non}}}{T_{\text{pipe}}} = \frac{31}{12} = 2.583 \approx \underline{\underline{2.6}}$$

Q9)



Thus MUL instruction causes stall of 2 cycle

∴ Total Time

- c1 → I1 → IF
- c2 → ~~I1~~ ID | I2 IF
- c3 → I3 IF | I2 ~~ID~~ | I1 EX (Add)
- c4 → I4 IF | I3 ID | I2 EX (MUL) | I1 WB
- c5 & c6 → Stall
- c7 →
- c8 →

I2 (WB)

I3 (WB)

4 Cycle Instruction for SUB
 + 2 cycles for other instructions
 + 2 cycle stall
 = 8 cycle total for 3 instructions.

Q10) Five stages for 1 instruction takes 1 cycle

New clock rate 1GHz thus cycle time = $\frac{1}{1 \times 10^9 \text{ Hz}} = 1 \text{ ns}$

Conditional Branches = 2% & Branch Decision in Stage 3

Therefore 2 stages stalls for Branching & each stage 1 cycle thus Stall = 2 cycle for Branch.

∴ Average CPI = $1 + 0.02 \times 2 = 1.04$

∴ Time for 10^9 instructions = $\frac{1.04}{\text{CPI}} \times 10^9 \times 1 \text{ ns} = 1.04 \times 10^9 \text{ ns} = 1.04 \text{ sec}$

for 10^9 instructions = $\frac{1.4 \times 10^9}{\text{CFL}} \times \frac{1 \text{ ns}}{\text{cycle time/instruction}}$

$$= \frac{1.4 \times 10^9}{1} \text{ ns}$$

$$= 1.4 \text{ sec}$$

Page 6

(C11) 5 stages IF, RD, EX, MA, WB 4 cycle each stage

for Instruction 1 still 4 stages I2 cannot enter as R0 required in I2 from I1 only after WB stage in I1, it is usable in I2.

∴ At 5th Cycle I2 IF stage enter I1 will complete WB stage completion.

Same I2 instruction will leave in Cycle 9 for WB stage I3 will enter in IF stage.

R0 updated in WB stage of I2 will be used in I3 in stage RD in Cycle 10

∴ R3 will complete in Cycle 13

∴ No of Cycles Required = 13

(C12) offset = Target - (address of next instruction)

Each instruction = 4 Bytes offset is in byte

Target of Branch instruction is i

Suppose i has base address A

i+1 will be at address A+4

i+2 → A+8

i+3 → A+12

i+4 (next after Branch) at A+16

Target Addr = Addr of Next Instⁿ + offset

Target Address = Address of instⁿ i = A

Addr of next instⁿ = Address of i+4 = A+16

∴ A = (A+16) + offset

∴ offset = A - (A+16) = -16

(12) 4 stage delays 150, 120, 160, & 140 ns. Reg delay 5 ns

n = 1000 data items

Time per cycle = max delay + Reg delay = 160 + 5 = 165 ns

∴ for 1000 data items

Total cycle = n + (k-1) = 1000 + (4-1) = 1003 cycles

∴ Total Time for 1000 = 1003 × 165 ns = 165495 ns

Q13: Consider a pipeline consist of 5 stages named as IF, ID, OF, EX and WB with the respective stage delays of 2 ns, 6 ns, 5 ns, 8 ns and 1 ns. The alternative pipeline 'y' contain the same number of stages but EX stage is divided into 2 substages, (EX1 and EX2) with equal delay i.e. (8 ns/2) and ID stage is divided into 3 substages (ID1, ID2 and ID3) with equal delays of (6 ns/3). In the pipeline x and y memory reference instructions are not

overlapped so the penalty of memory reference instructions in the pipeline is 4 cycles and in the pipeline 'y' is 8 cycles. If the program contain 20% of the instructions which are memory based instructions, what is the ratio of speed-up of x to speed-up of y?

→ For pipeline x → cycle time $t_x = \max = 8 \text{ ns}$ for stage EX.

→ y → cycle time $t_y = \max = 5 \text{ ns}$ for stage OF

Memory ref penalty = x = 4 cycle/instruction, y = 8 cycle/instruction, 20% memory instr → $p = 0.2$

Cycle per Instruction (CPI) with stalls $CPI_x = 1 + p \times 4 = 1 + 0.2 \times 4 = 1.8$

$CPI_y = 1 + p \times 8 = 1 + 0.2 \times 8 = 2.6$

Time per instruction: $T_x = CPI_x \times t_x = 1.8 \times 8 = 14.4 \text{ ns}$

$T_y = 2.6 \times 5 = 13.0 \text{ ns}$

Ratio of speed up (x to y)

$$\frac{S_x}{S_y} = \frac{T_y}{T_x} = \frac{13.0}{14.4} \approx 0.903$$

$S \propto \frac{1}{T_{avg}}$
speed up 1.3
inversely proportional to
execution time

∴ $S_x : S_y \approx 0.903 : 1$ (pipeline y is 21% faster.)