

## CAO

Components of Processor : IR - Instruction register.

PC - Program control

MAR - Holds address of location to be accessed.

MDR - Contains DATA to be written or read out.

GPR - Store operand temporarily

- ①  $X \rightarrow PC$  ("address of instr" is given to PC)
- ②  $PC \rightarrow MAR$
- ③ Read [contents of memory loc by MAR, read  $\rightarrow MDR$ ]  $\leftrightarrow CU$
- ④  $PC \leftarrow PC + 1$  (next instr ptr)
- ⑤  $MDR$  (contain instr currently)  $\rightarrow$  IR & decode
- ⑥  $LOC A \rightarrow MAR$
- ⑦ Read [by CU]
- ⑧  $MDR$  (operand)  $\rightarrow ALU$
- ⑨  $R_o \rightarrow ALU$
- ⑩  $CU \rightarrow ADD(ALU)$  control signal sent to ALU.
- ⑪  $ALU \rightarrow Accumulator \rightarrow R_o$

$X ADD LOC A, LOC B$

- ①  $X \rightarrow PC$
- ②  $PC \rightarrow MAR \xrightarrow{inst} MDR$
- ③ Read  $\rightarrow [MDR] \leftrightarrow CU$
- ④  $PC \leftarrow PC + 1$
- ⑤  $MDR \rightarrow$  IR & decoded
- ⑥  $LOC A \rightarrow MAR$
- ⑦ Read (by CU) (operand  $\rightarrow MDR$ )
- ⑧  $[MDR]$  (operand)  $\rightarrow ALU$
- ⑨  $LOC B \rightarrow MAR$
- ⑩ Read (by CU) (operand  $\rightarrow MDR$ )
- ⑪  $MDR \rightarrow ALU$
- ⑫  $CU \rightarrow ADD(ALU)$
- ⑬  $ALU \rightarrow Accumulator$
- ⑭  $Accumulator \rightarrow MDR$
- ⑮  $Loc B \rightarrow MAR$
- ⑯ Write


Add LocA, R0, LocB

Add elements stored at LocA & R0 & store at LocB.

Interrupt & Interrupt service routine

Bus structure

Single bus



Compile

Use to convert High level L to machine code.  
Check for semantic & syntactic error in a program.

Buffer

Processor clock

Basic performance eq"

T - Processor time required to execute  
N - No. of actual machine lang. instr.  
S - average no. of basic step.  
R - Clock rate

$$T = \frac{N \times S}{R}$$

How to improve T? Reduce value of T.

Ch-1  
hardware

## Machine Instructions

Signed & Unsigned no.

Big-Endian & Little-Endian

0 1 2 3  
4 5 6 7

3 2 1 0  
7 6 5 4

Bit & Byte addressable.

Memory Operation 1. Load (or Read / fetch) 2<sup>nd</sup>. store (Write)

Register transfer notation : Identify location by a symbolic name standing for its hardware binary address.

for memory location : Loc, PLACE, A, VAR2

" Processor registers : R0, R1, R2

" I/O Registers : Datain, outstatus

Contents of a location are denoted by placing square brackets around the name of the location,

$$R1 \leftarrow [Loc] \quad R3 \leftarrow [R1] + [R2]$$

This type of notation is known as Register transfer Notation (RTN),  
CPU organization      Assembly lang. Notation

Single Accumulator

DATA  
A H201  
B H202  
C H203  
D H204  
E H205

To represent machine instruction & program.

Move LOC, R1       $R_1 \leftarrow [LOC]$   
Add R1, R2, R3       $R_3 \leftarrow [R_1] + [R_2]$

### Basic Instruction types

3 Address "inst"      ADD R1, R2, R3 ;  $R_3 \leftarrow R_1 + R_2$

2 Address "inst"      ADD R1, R2 ;  $R_2 \leftarrow R_1 + R_2$

1 Address "inst"      ADD A ;  $AC \leftarrow AC + M[A]$

0 address "inst"      ADD ;  $TOS \leftarrow TOS + (TOS - 1)$   
                            Top of stack

Load (A) → source.      Contents of A copies to accumulator.

Store (A) → destination.      Contents of A accumulator placed in A.

One & half addresses instruction

1 Address always refers to main mem & 1 in reg or both registers.

3 address - ADD A, B, C      Evaluate  $C = A + B$

2 address - ADD A, B  
MOVE B, C

1 address - LOAD A  
ADD B  
STORE C

Evaluate  $E = (A + B) * (C + D)$

2 address  
ADD A, B  
ADD C, D  
MUL B, D  
MOVE D, E

LOAD A  
ADD B  
STORE R1  
LOAD C  
ADD D  
MUL R1  
STORE E

3 address  
ADD A, B, R1  
ADD C, D, R2  
MUL R1, R2

MOV A, R1  
ADD B, R1  
MOV C, R2  
ADD D, R2  
MUL R1, R2  
MOV R2, E

Complete it.

## Instruction execution & straight-line sequencing

$$Z = \frac{(A+B-C) * (C-D+E)}{(A*B-C)}$$

~~MOV A, R<sub>1</sub>~~      ~~PUSH C~~  
~~ADD B, R<sub>1</sub>~~      ~~PUSH A~~  
~~MOV C, R<sub>2</sub>~~      ~~PUSH B~~  
~~ADD E, R<sub>2</sub>~~      ~~POP C~~  
~~SUB R<sub>1</sub>, C~~      ~~MOV C, R<sub>1</sub>~~  
~~SUB R<sub>2</sub>, D~~  
~~MUL C, D~~  
~~PUSH D~~

zero address

PUSH A  
PUSH B  
ADD  
PUSH C  
SUB  
PUSH C  
PUSH D  
SUB  
PUSH E  
ADD // C-D+E  
MUL  
PUSH A  
PUSH B  
MUL  
PUSH C  
SUB  
DIV  
POP Z

1 address

LOAD A  
ADD B  
Store X  
Load C  
SUB X  
Store X  
Load D  
Sub C  
Add E  
MUL X  
Store X  
Load A  
MUL B  
Store Y  
Load C  
Sub Y  
Add E  
Store Y  
DIV X

$[A] \rightarrow \text{Acc}$   
 $[B] + [Acc] \rightarrow \text{Acc}$   
 $[Acc] \rightarrow [X] \quad \underline{\underline{A+B}}$   
 $[C] \rightarrow \text{Acc}$   
 $[X] - [C] \rightarrow \text{Acc}$   
 $[Acc] \rightarrow X$   
 $[D] \rightarrow \text{Acc}$   
 $[C] - [Acc] \rightarrow \text{Acc} \quad [C-D]$   
 $[E] + [Acc] \rightarrow \text{Acc} \quad [C-D+E]$   
 $[X]^* [Acc] \rightarrow \text{Acc} \quad [(1)+(1)]$   
 $[Acc] \rightarrow X$   
 $[A] \rightarrow \text{Acc}$

2 address

MOVE B, Y      DIV E, C  
Add A, Y      MOVE C, Z  
Move C, X  
Sub Y, X  
Sub C, D  
Add D, E  
MUL X, E  
MUL A, B  
Sub B, C

Three address

ADD A, B, X  
SUB X, C, X  
SUB C, D, Y  
ADD X, Y, X  
MUL A, B, Y  
SUB Y, C, Y  
DIV X, Y, Z

\* Branching: consider task of adding list of  $n$  numbers.

Write program to perform.

$$C = A_1 \otimes B_1 + A_2 \otimes B_2 + \dots + A_n \otimes B_n$$

MOVE  $A_i, R_1$  → no. added / terms.

MOVE #1, i → # Referring to a no/constant

Clear R<sub>0</sub>, R<sub>2</sub>

MOVE A<sub>i</sub>, R<sub>0</sub>

MUL B<sub>i</sub>, R<sub>0</sub>

ADD R<sub>0</sub>, R<sub>2</sub>

INC i

DEC R<sub>1</sub>

R<sub>2</sub> goto 10'2

MOVE R<sub>2</sub>, C

Four used flag: N (negative)

Z (zero)

C (carry)

V (overflow)

For ex:

Signed no. & unsigned no,

if get overflow while doing arithmetic.

Syntax:

# value

Reg name

Loc

(R<sub>i</sub>)

Loc

x(R<sub>i</sub>)

(R<sub>i</sub>, R<sub>j</sub>)

Loc

x(Pc)

(R<sub>i</sub>)

-(R<sub>i</sub>)

Addressing form:

Operand = value

EA = R<sub>i</sub>

EA = Loc

MOV N, R<sub>1</sub>

MOV #NUM1, R<sub>2</sub>

CLEAR R<sub>0</sub>

ADD (R<sub>1</sub>), R<sub>0</sub>

Add #4, R<sub>2</sub>

decrement

Branch >0 Loop

MOVE R<sub>0</sub>, SOM

\* Condition codes:

Zero flag

Carry flag

Overflow flag

Negative flag

Sign flag

Parity flag

Addressing Modes

Immediate

Register

Absolute (direct)

Indirect

Index

Base with index

Base with index & offset

Relative

Auto increment

Auto decrement

Indirect: Add(R<sub>1</sub>), R<sub>0</sub>

## Addressing Modes

- ① direct ② indirect ③ index mode ④ Immediate ⑤ Register

Relative address  $\Rightarrow$  Effective address = Program counter + Relative address

- ① Auto increment & Auto decrement modes.

OP code, Register notation, Memory location

|     |    |       |
|-----|----|-------|
| MOV | R1 | LOC A |
| ADD | R2 | LOC B |
| INC |    |       |
| BR. |    |       |

Program written in assembly language converts to set of machine inst.

| Name     | Mnemonic | by assembler          |                        |
|----------|----------|-----------------------|------------------------|
| LOAD     | LD       | Clear CLR             | Increment INC          |
| Store    | ST       | Complement COM        | Decrement DEC          |
| MOVE     | MOV      | AND AND               | Add ADD                |
| Exchange | XCH      | OR OR                 | Subt. SUB              |
| Input    | IN       | Exclusive OR XOR      | Multiply MUL           |
| Output   | OUT      | Cleary carry CLRC     | Divide DIV             |
| Push     | PUSH     | Set carry SETC        | Add with carry ADC     |
| Pop      | POP      | Complement carry COMC | Subt. with borrow SUBB |
| Branch   | BR       | Enable interrupt EI   | Branch if zero BZ      |
| Jump     | JMP      | Disable interrupt DI  | Branch if not zero BNZ |
| Skip     | SKP      | Return RET            |                        |
| Call     | CALL     | Compare CMP           |                        |
|          |          | Test TST              |                        |

Assembler Directives : The assembly lang (completely from PPT)

## Stack & Queues


Subroutines / Nesting of subroutines

Frame pointer

ALU

General Purpose register (GPR)

Special Registers



MAR  $\rightarrow$  is used to read/hold the address

MDR  $\rightarrow$  is used to read/hold/write data.

operation operand 1, operand 2

New Teacher

Dest / Source  $\hookrightarrow$  SRC<sub>2</sub>  
Dest / SRC<sub>1</sub>

Add Loc A, Ro

① Get operand's value into ALU.

a) Register  $\rightarrow$  ALU

b) MAR  $\rightarrow$  MDR  $\rightarrow$  ALU

Read operation



- ① Register  
② Memory location

② Perform the operation

③ Store the results.

a) Reg: ALU  $\rightarrow$  Register

b) Memory: ALU  $\rightarrow$  MDR  $\xrightarrow{\text{WB}}$  MAR


### Example

Add LOC A, Ro  
 $\rightarrow$  Instruction

PC(2000)  
 $\downarrow$   
MAR

PC  $\rightarrow$  2000  
2000  
Add LOC A, Ro

Program counter



Ex:- Add Ro, RI  
Add Ro, LOCA (HW)  
Add LOCA, Loc B  
 $\xrightarrow{\text{1st op}}$

Add Ro, RI :-  
PC  $\rightarrow$  MAR  $\xrightarrow{\text{read}}$  MDR  $\rightarrow$  IR  $\rightarrow$   $\oplus$   $\rightarrow$  ALU  $\rightarrow$  Ro  $\rightarrow$  ALU  
PC = PC + 1  $\leftarrow$  MAR  $\xrightarrow{\text{WB}}$  MDR (Ro)

## \* Number system representation

$$B = b_n b_{n-1} \dots b_1 b_0$$

→ 1's & 2's complement

-3 → true number  
(+3)

$\downarrow$   
0 011

1100 1's complement

$\begin{array}{r} +1 \\ \hline \end{array}$

$$-3 = \frac{1101}{\text{2's complement}}$$

$+w \rightarrow 0$

$-w \rightarrow 1$

$\boxed{+5}$

A = 5      bba

$\downarrow$

0101      1101

USA ←      0101

0101      1101

1010 1's complement

$\begin{array}{r} +1 \\ \hline \end{array}$

1011 2's complement

$\boxed{-5}$

## \* Arithmetic operations:-

Ex : Add +7 and -3.

$$\begin{array}{r} 0111 \rightarrow +7 \\ + 1101 \rightarrow -3 \\ \hline \end{array}$$

$$\textcircled{1} \quad 0100 \rightarrow +4$$

Carry bit

ignore the carry signal.

If ans. lies within the range then accept it otherwise cond<sup>n</sup> of overflow will occur.

## \* Rules in 2's complement Arithmetic:

① Addition Add two no's in their N bit representation & ignore carry bit signal from MSB.

If ans. lies  $-2^{n-1} + 0 + 2^{n-1} - 1$  range then accept ans overflow condition occurs.

if  $n=3$        $-2^2 + 0 + 2^{n-1}$        $n \rightarrow \text{no. of bits.}$

## ② Subtraction $x - y$

Add  $x + (-y)$

↳ 1's complement  $\rightarrow$  2's complement

$-2^{n-1} + 0 + 2^{n-1} - 1$       otherwise  
accept ans ~~then~~ reject.

## Arithmetic operation using 2's complement

Q. Add +2 and +3

$$\begin{array}{r} 0010 \\ 0011 \\ \hline +5 = 0101 \end{array}$$

Add +4, -6

$$\begin{array}{r} 1101 \\ \hline \text{Subt, } -3, -7 \text{ (H.W.)} \end{array}$$

$$\begin{array}{r} 0101 \\ \hline \text{Ans} \end{array}$$

$n=4$

$-2^{n-1}$

$-2^3$

$-8$

+7

-2 to  $+2^{n-1}$  forward flow & result  
 $-2^3$  to  $+2^3-1$  result using sign  
 $-8$  to 7

Q.  $+4 \rightarrow 0100$

$+6 \rightarrow 0110 \rightarrow$  2's complement  $\rightarrow 1001$

and sum of both add 2's complement +1 will be result

aboves for 10101 in add result

$$+4 \rightarrow 0100$$

$$-6 \rightarrow 1010$$

$$\begin{array}{r} 0110 \\ \hline \text{Q2 } 1010 \end{array} \rightarrow$$

2's complement  $0001$

$$\begin{array}{r} 0001 \\ +1 \\ \hline 0010 \end{array}$$

MSB is 1 so

take 2's complement

$$+2$$

So ans is -2

and put  $\ominus$  ahead of this. (more describes style)

Q. Subtract +2, -4

$$\begin{array}{r} 0010 \\ +4 \rightarrow 0100 \end{array}$$

$$\begin{array}{r} 1011 \\ +1 \\ \hline 1100 \end{array}$$

H.W.

OP =

Q. Add +2, -7

$$\begin{array}{r} 0010 \\ +2 \rightarrow 0111 \end{array}$$

$$\begin{array}{r} 0100 \\ +1 \\ \hline 1001 \end{array}$$

$$\begin{array}{r} 1001 \\ -7 \rightarrow 1001 \\ \hline 1011 \end{array}$$

$$\begin{array}{r} 0100 \\ +1 \\ \hline \ominus 0101 \Rightarrow 5 \quad \Theta 5 \end{array}$$

when during arithmetic operation, if one of the operand is -ve then computed answer should follow 2's complement method for verification

Q. Add, -3, -7

$$\begin{array}{r} 0011 \\ 0111 \end{array}$$

$$\begin{array}{r} 1101 \\ 1001 \\ \hline \end{array}$$

$$\text{2's comp. } 1101 \quad 1001$$

$$\begin{array}{r} 0110 \\ \hline \ominus \end{array}$$

~~+010~~

= -10

We can't take 2's complement bcoz MSB is 0.  
 So we will say this is overflow condition.

Q: Add +3, +7.

$$\begin{array}{r} 0011 \\ 0111 \\ \hline 1010 \end{array}$$

overflow.

$$8 + 1000 = 1100$$

0100

1100

1010 = 2<sup>4</sup>

When 2 no's having same sign, 2's complement representation system might give incorrect results.

F of 8 -

### \* Memory

Trillions / billions of storage cells used to store the bits.

Access bits in the form of words.

Data is usually accessed N-bit group called word length.

### characters

|       |       |       |       |
|-------|-------|-------|-------|
| 8 bit | 8 bit | 8 bit | 8 bit |
|-------|-------|-------|-------|

ASCII

=> Byte addressable memory,  $WL = 8$  each word = 4 Bytes.

=> K-bit address =  $2^K$  memory location.

$$32 \text{ bit} = 2^{32} \text{ Mem. Loc.}$$

$$= 2^{30} \times 2^2$$

$$2^{10} = 1 \text{ K}$$

$$2^{20} = 1 \text{ M}$$

$$2^{30} = 1 \text{ G}$$

$$2^{40} = 1 \text{ T} \text{ (Terabyte)}$$

### Memory Representation

↳ Big Endian → Lower bit is used to denote MSB address.

↳ Little Endian → Lower bit is used to denote LSB address.

| W <sub>0</sub> | W <sub>1</sub> | W <sub>2</sub> | W <sub>3</sub> |
|----------------|----------------|----------------|----------------|
| 0              | 4              | 8              | 12             |

|   |    |   |   |   |
|---|----|---|---|---|
| 0 | 12 | 8 | 4 | 0 |
|---|----|---|---|---|

25/8/25  
Memory operations :-

↳ Load : transfer the contents of memory location to processor

↳ Store : register.

transfer the contents of processor's register into memory location

e.g. ~~M[A] ← R<sub>1</sub>~~, and ~~R<sub>1</sub> ← M[A]~~  
Store M[A], R<sub>1</sub> ~~and M[A] ← R<sub>1</sub>~~

Load R, M[A]

ALU

↓  
MD R  $\Rightarrow$  Processor reg.

$\not\rightarrow$  WB

MAR

### \* Instruction & instruction sequencing :-

1) Data transfer b/w memory location and register.

2) ALU operations on data.

3) Program sequencing and control  
↳ condition codes

4) I/O transfers  
↳ Branching instructions.

1.1 Register transfer  
notation

1.2 Assembly lang.  
notation

instruction format.

(1) RTN :-

→ contents inside the register are denoted by placing [ ]


(2) Assembly lang Not<sup>n</sup> :- Used to understand LL lang.  
like machine inst<sup>n</sup>.  $\boxed{\text{opcode} \text{ op1} \text{ op2}}$

~~(3) ALU operation~~

\* In 3 address format, all the address  
are explicitly defined.


\* Here the instruction format has 3 diff. fields  
which specify either memory or reg. location.

\* 3 address Instruction format,



\* Too many bits are required

\* 2-Address instruction format :-



Ex : Add A, B

$$M[A] \leftarrow M[A] + M[B]$$

\* 1-Address instruction format :- It uses implied Accumulator register for data manipulations.

e.g. Load A

$$Acc \leftarrow M[A]$$

CPU will use its own acc. reg.  
so there is no need to specify the  
address.

## \* 0-address Instruction

⇒ No operand's address

⇒ only opcode



→ stack organization

- Disadv.
- ① we need to convert all inst. to postfix format.
  - ② Requires stack arrangement.

Q. Evaluate the expression  $(A+B) * (C+D)$  using 3,2,1,0 Inst format.

3 address inst

Add  $R_1, M[A], M[B]$  → (Req. 1 clock cycle)  
Register computation

Add  $R_2, M[C], M[D]$

Mul  $R_3, R_1, R_2$

opcode / operand 1 / op. 2 / op. 3  
↓            ↓            ↓  
M/R          M/R          M/R

Memory

$$R_1 \leftarrow M[A] + M[B]$$

$$R_2 \leftarrow M[C] + M[D]$$

Add  $Z, A, B$

$R_3 \leftarrow R_1 * R_2$  (Memory cycle computation)

Q.  $(A+B) * (C+D)$

2 address instruction format.

~~Add A, B~~

Load  $R_1, A$

$$R_1 \leftarrow M[A]$$

~~Add C, D~~

Add  $R_1, B$

$$R_1 \leftarrow [R_1] + M[B]$$

~~Load A, C~~

Load  $R_2, C$

$$R_2 \leftarrow M[C]$$

Add  $R_2, D$   
~~MUL R1, R2~~  
MOV X, R1

$$R_2 \leftarrow [R_2] + M[D]$$

$$R_1 \leftarrow [R_1] + [R_2]$$

$$M[X] \leftarrow R_1$$

1 address instruction format.

Load A

$$Acc \leftarrow M[A]$$

Add B

$$Acc \leftarrow [Acc] + M[B]$$

MOV X

$$M[X] \leftarrow [Acc]$$

Load C

$$Acc \leftarrow M[C]$$

Add D

$$Acc \leftarrow [Acc] + M[D]$$

Mul X

$$M[X] \leftarrow Acc$$

In stack organisation Push & pop ~~of~~ will be called along with the address of memory. However in zero add inst, ADD, MUL, SUB will not carry any address.

|        |                              |
|--------|------------------------------|
| Push A | $TOS \leftarrow M[A]$        |
| Push B | $TOS \leftarrow M[B]$        |
| Add    | $TOS \leftarrow (A+B)$       |
| Push C | $TOS \leftarrow M[C]$        |
| Push D | $TOS \leftarrow M[D]$        |
| Add    | $TOS \leftarrow (C+D)$       |
| Mul    | $TOS \leftarrow (A+B)*(C+D)$ |

### 19/25 \*Instruction Sequencing (

Add C, A, B

  └ mov R<sub>1</sub>, A


    Add R<sub>1</sub>, B

    mov C, R<sub>1</sub>

R<sub>1</sub>  $\leftarrow M[A]$


R<sub>1</sub>  $\leftarrow [R_1] + M[B]$

M[C]  $\leftarrow [R_1]$



\* Branch instruction :- This type of inst. loads a new address into the program counter. As a result, the processor fetches & executes the instruction at the new address called the branch target.

A condition branch instruction causes a branch only if a specific cond is specified. The instruction immediately stops in case of condition failure.



## Addressing Modes :-

Representation in which location of an operand is specified within instruction.

- Important terms :-
- i) displacement + 8/16 bit value
  - ii) Index Register (SI, DI)
  - iii) Base register (BX)

- ① Implied AM → CLC, CMC op and specified in Inst" itself.
- ② Immediate AM ↗ data is stored as 8 bit / 16 bit displacement
- ③ Register direct AM  $EA = [R_1]$
- ④ Register indirect AM  $EA = [R_1]$
- ⑤ Direct AM  $\rightarrow Acc \leftarrow m[A]$
- ⑥ Indirect AM  $\rightarrow [ ]$
- ⑦ Relative AM  $\rightarrow [PC] + \text{Address field of the instruction.}$
- ⑧ Index AM
- ⑨ Auto-increment AM
- ⑩ Auto-decrement AM
- ⑪ Base-register AM

$$\begin{array}{c} PC \Rightarrow 2000 \quad [\text{opcode}] \quad [\text{Address}/\text{data}] \\ = 2000 + 3 \\ EA = [2000 + 3] = [2003] \end{array}$$

→ Program relocation

→ Calculation of BTA

(Branch target address)

- ⑫ Index Addressing mode

→ Index Register used to calc. EA

$$EA = [PC] + [IR]$$

- ⑬ Auto-increment AM :-

$$R_{auto} = [R_{auto}] + \text{Step-size}$$

→ used to perform loops.

depend on the size of operand

- ⑭ Auto-decrement AM :-

$$R_{auto} = [R_{auto}] - \text{Step-size}$$

- ⑮ Base register AM ⇒  $EA = [PC] + [BR]$  ← (check from book)

array relocation

Q.  
in

|     |          |      |
|-----|----------|------|
| Mov | $M[500]$ | Mode |
|-----|----------|------|

PC =

$$R_1 = 400$$

$$IR = 100$$

$$\text{stepsize} = 1$$

|     |                        |               |
|-----|------------------------|---------------|
| 200 | Load to Ac/Memory      | $I_1$         |
| 201 | Address = 500          | $I_2$         |
| 202 | Next Inst <sup>n</sup> | $PC = 200$    |
| 300 | 4-50                   | $R_1 = 400$   |
| 400 | 700                    | $IR = 100$    |
| 500 | 800                    | Step Size = 1 |
| 600 | 900                    |               |
| 700 | 325                    |               |
| 800 | 300                    |               |

| AM                    | EA      | Content |  |
|-----------------------|---------|---------|--|
| Direct (1)            | M[500]  | 800     | 1 → [100 + 500]                              |
| Immediate (0)         | -       | 500     | 0 → [500]                                    |
| Indirect (2)          | [500]   | 300     | 2  |
| Relative (0)          | [702]   | 325     | 1 → EA = [PC] + 500<br>= [202 + 500] = [702] |
| Index (1)             | [600]   | 900     | 1 → [100 + 500]                              |
| Register direct (0)   | [R1]    | 400     | 0  |
| Register Indirect (1) | [R1]    | 700     | 1  |
| Auto increment (1)    | [R] + 1 | 701     | 1 → [R <sub>auto</sub> ] + step size         |
| Auto Decrement (1)    | [R] - 1 | 699     | 1 → Relative Index                           |

How many memory references? 1, 0, 2, 0, 1

Consider a 3-word machine instruction, identify the no. of cycle needed during the execution of the instruction.

A [R0]

$$EA = [IR] + \text{Address field of the instruction}$$

$$EA = [R0] + \text{Address} \rightarrow 1 \text{ memory reference is required.}$$

$$EA = @B = M[C_B]$$

2 memory reference are required.

Add A[R0], @B

$$A[R0] \leftarrow A[R0] + @B$$

$$\text{Total} = 1+1+2 = 4 \text{ Memory ref. are required.}$$

Q. Memory locations 1000, 1001 & 1020 have data values 18, 1, & 16 consider following instructions:-

MOV I R<sub>s</sub>, 1

Load R<sub>d</sub>, 1000(R<sub>s</sub>)

Add I R<sub>d</sub>, 1000

Store I 0(R<sub>d</sub>), 20

Move immediate

Load from memory (AM → Index Addressing)

Add Immediate

Store immediate

what will be the value in location 1001 after execution?

R<sub>s</sub>

1

$$R_d \leftarrow [1000 + R_s]$$

$$R_1 \leftarrow [1000 + 1]$$

$$R_d \leftarrow [1001]$$

$$[0 + (R_d)] \leftarrow 20$$

$$[0 + 100] \leftarrow 20$$

- Q2. Consider the following memory values & one address machine with accumulator. Calculate the op of each instruction.

|    |    |
|----|----|
| 20 | 40 |
| 30 | 50 |
| 40 | 60 |
| 50 | 70 |

| Inst <sup>n</sup> | Op |
|-------------------|----|
| Load Immediate    | 20 |
| Load Direct       | 20 |
| Load indirect @   | 20 |
| Load I            | 30 |
| Load D            | 30 |
| Load @            | 30 |

- HW Q3. Consider a RISC machine where each instruction is exactly 4 bytes long. Here, conditional branch instruction with PC relative addressing mode is used. Offset is specified in bytes for the calculation of target location of the branch instruction. Consider the following sequence of instruction

| Inst. no. | Inst <sup>n</sup>                                     |
|-----------|---|
| i         | Add R <sub>2</sub> , R <sub>3</sub> , R <sub>4</sub>  |
| i+1       | Sub R <sub>5</sub> , R <sub>6</sub> , R <sub>7</sub>  |
| i+2       | Cmp R <sub>1</sub> , R <sub>9</sub> , R <sub>10</sub> |
| i+3       | beq. R <sub>1</sub> , offset                          |

If the target branch inst<sup>n</sup> is i, find the value of offset.

$$EA = [PC] + \text{offset}$$

| BTA : i | 100 | i |
|---------|-----|---|
| 104     | i+1 |   |
| 108     | i+2 |   |
| 112     | i+3 |   |
| 116     | i+4 |   |

### \* Expanded opcode technique :-

| 32 bit |                |                |                |
|--------|----------------|----------------|----------------|
| opcode | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> |
| 11     | a              | b              | c              |

3-address instruction

$$\# \text{ of } 3 \text{ AJ} = x$$

$$\# \text{ of } 2 \text{ AJ} = y$$

$$\# \text{ of } 1 \text{ AJ} = z$$

$$\# \text{ 2 AJ possible} = (2^a - x) \cdot 2^a$$

# 1 Address inst<sup>n</sup> possible -  $((2^a - x)2^b + y)2^c$   
# 0 AI possible -  $((2^a - x)2^b - y)2^c$

Q) In an 11 bit comp. inst<sup>n</sup> format, the size of address field is 4 bits. The comp. uses expanding opcode technique & contains 5 - two address instruction & 32 1 address instruction. Calculate the no. of zero address instruction that it can support?

|        |        |        |  |
|--------|--------|--------|--|
| 11 bit |        |        |  |
| 3bit   | 4 bits | 4 bits |  |

In question info about 2 AI is given.  
Hence assume 2 AI.

$$5 \rightarrow 2 \text{ AI}$$

$$32 \rightarrow 1 \text{ AI}$$

1 AI possible in the given inst<sup>n</sup> format  $= ((2^3 - 5)2^4)$

0 AI " " " " "  $\Rightarrow = 48$   
 $y = 32$   $\therefore ((2^3 - 5)2^4 - 32)2^4$   
 $16 \times 2^4 = 256$

Practice gate exam Question based on this topic.

Q) A machine has 32 bit architecture with 1 word long instruction. It has 64 registers each of which are 32 bits long. It needs to support 45 instructions. An immediate operand is also there along with 2 register operands. Assuming immediate operand is an unsigned integer, then find out the maximum of the immediate operand.

|         |                |                |         |
|---------|----------------|----------------|---------|
| 32 bits |                |                |         |
| opcode  | R <sub>1</sub> | R <sub>2</sub> | Imm     |
| 6 bits  | 6 bits         | 6 bits         | 14 bits |

$$\log_2 45 \approx 6$$

$$[\log_2 64 = 6]$$

$$R_1 = R_2 \text{ bit}$$

$$32 - (6 \times 3) = 14$$

$$2^{14} - 1 = 16383$$

Q) Consider a processor with 64 registers & instruction set of size 12. Each inst<sup>n</sup> has opcode, 2 register's source, 1 destination register & 12 bit immediate value. Each inst is stored in byte aligned fashion. If a program has 100 instruction. The amount of memory consumed by the program in bytes -----?

|          |                |                |                |         |
|----------|----------------|----------------|----------------|---------|
| 34 bytes |                |                |                |         |
| opcode   | R <sub>1</sub> | R <sub>2</sub> | R <sub>3</sub> | Im      |
| 4 bits   | 6 bits         | 6 bits         | 6 bits         | 12 bits |

~~$\log_2 100 = 7$~~

$$\text{Opcode } \log_2 12 = 4$$

$$\log_2 64 = 6$$

|      |    |            |
|------|----|------------|
| 101  | 1B | 1B = 8 bit |
| 1002 | 1B |            |
| :    |    |            |
| 105  | 1B |            |
|      | 2  | = 34 bits  |

→ 5 Byte will be used for storing

⇒ 1 inst → 5 Bytes


⇒ 100 inst → 500 Bytes

⇒ If asked in bit →  $34 \times 100 = 3400 \text{ bits}$  (not 4K bits)


Q A CPU is designed to have 58 - 3 add "inst"., the CPU is able to address a max. of 60 memory location. The machine code is same for all the instructions.

- 1) Determine the no. of bits allocated for each address field.
- 2) " min no. of bits allocated for the opcode field of 3 address instruction.
- 3) " min no. of bits allocated for the opcode of 2 add inst.

\* number representation → Sign & magnitude / IEEE floating point representation.



\* Standard format



Mantissa → normalised Always.

Implicit      Explicit      (i)  $0.001$       (ii)  $0.1 \times 10^{-2}$  (left shift of no.)

Exponent in bias form.

Range:  $-2^{5-1}$  to  $2^{5-1} - 1$   
 $-2^4$  to  $2^4 - 1$

bias

$0.1001 \times 2^{+3}$

(Right side shift of No)

$-16$  to  $15$

(0-31)

32 bit unsigned format

$-16 + 16 = 0$

↓ bias

$-15 + 16 = 1$

(0-31)

$15 + 16 = 31$

- \* If  $K$  bits are allocated in  $E$ , then bias formula is  $2^{K-1}$ .
  - \* Mantissa → contain fraction part in binary but in normalised form.
- Explicit (By default)  $0.10111 \times 2^{+3}$   
 $101.11 \rightarrow$  Implicit  $1.0 \cdot X$  anything after  $M = 10111$
- In the explicit mode, after the point the first bit should be 1.  
 → " " Implicit ", the first bit before the point should be 1 & after the point it can be anything (0/1)

$$101.11 \rightarrow 1.0111 \times 2^{+2}$$

$M = 0111$   
Mantissa

$E = 2 + \text{bias}$

| S | E                 | M     |
|---|-------------------|-------|
| 0 | $3 + \text{bias}$ | 10111 |
| 0 | $2 + \text{bias}$ | 0111  |

$$\cong (19.25)_{10}$$

$$(10011.01)_2$$

$$\rightarrow M = 0.1001101 \times 2^{+5}$$

| S | E      | M         |
|---|--------|-----------|
| 0 | 100101 | 100110100 |

$$= (-1)^S * 0.M * 2^{E-\text{bias}}$$

$$= (-1)^S * 0.1001101 * 2^{E-\text{bias}}$$

$$= 0.1001101 \times 2^{E-\text{bias}}$$

$$E = (100101)_2$$

Exponent binary.

### \* Addition/ Subtraction of floating numbers:-

- check for 0's.
- align with mantissa
- Perform operation
- Normalize the results.

Ex:- Perform addition.

$$0.583123 \times 10^3 \quad \times 10^{-4}$$

$$0.123000 \times 10^{-1} \quad \times 10^4 \rightarrow 10^3$$

$$0.583123 \times 10^3 \quad 0.230000 \times 10^1$$

$$0.000012 \times 10^3 \quad 0.123000 \times 10^1$$

$$\underline{0.583135 \times 10^3} \quad \underline{0.353000 \times 10^1}$$

(✓)

- Less loss of bits chosen during shifting of bits

i) In addition, if there is overflow bit

→ Point should be left shift.

$$0.534 \times 10^3$$


$$0.712 \times 10^3$$

2) In subtraction, if there is underflow bit.  $\frac{1.246 \times 10^3}{0.124 \times 10^4}$   
Point should be right shift


$$\frac{0.534 \times 10^3}{0.521 \times 10^3}$$

$$\frac{0.534 \times 10^3}{0.013 \times 10^3}$$

IEEE - 754 standard



Single precision  
bias = 127



double precision  
bias = 1023

| Special Cases | S   | E         | M         | Number                 |
|---------------|-----|-----------|-----------|------------------------|
|               | 0   | 000-000   | 000-000   | +0                     |
|               | 1   | 000-000   | 000-000   | -0                     |
|               | 0   | 111-111   | 000-000   | +∞                     |
|               | 1   | 111-111   | 000-000   | -∞                     |
|               | 0/1 | 111--111  | M ≠ 0     | not a number           |
|               | 0/1 | 000-000   | M ≠ 0 & + | denormalised no.       |
|               | 0/1 | E ≠ 00-00 | M = XXX   | number (Implicit mode) |

not a number

$$E = 111 - 111$$

range : 0 to 255

$$E = e + \text{bias}$$

$$e + 127$$

$$= 128 + 127$$

$$E = 255$$

e: range:  $-2^{8-1} \text{ to } 2^{8-1}$   
 $-2^7 \text{ to } 2^7$   
 $-128 \text{ to } 127$

255 can't be achieved because e has to be 128 as per IEEE standard.

\* Denormalised number :- This is very small number which can't be normalised.

We can't store -ve negative bcoz only unsigned integers are allowed. Therefore, IEEE 754 standard says for a very small number normalise it till ±126.

### Implicit Mode

Case 1

$$1 \cdot 1 \times 2^{-126}$$

$$M = 1$$

$$e = -126$$

$$E = e + \text{bias}$$

$$= -126 + 127$$

$$= 1$$

$$(-1) \times 1 \cdot M \times 2^{-126}$$

(normalised)

Case 2

$$0.11 \times 2^{-126}$$

$$E = (0.0000000)_2$$

$$(-1) \times 0 \cdot M \times 2^{-126}$$

(Denormalised number)

(if unmentioned, use single precision)

Q. Convert  $\frac{0 \ 00000000 \ 1100 \ 000}{S \ E \ M}$  into IEEE-754 standard.

$$M = 1100 \ 000$$

$$E = 0$$

$$= (-1)^e \times 1 \cdot 1100 \dots * 2^e$$

$$= 1 \cdot 1100 \dots * 2^{-127}$$

$$0 + \text{bias} = 127$$

$$E = e + \text{bias}$$

$$e = 0 - 127$$

$$e = -127$$

Q. ~~Given~~ Store the given no. in IEEE754 standard format in single precision.

$$(-14.25)_{10} = (1110.01)_2 \xrightarrow{\text{Implicit mode}}$$

$$\Rightarrow 11101 \times 2^3$$

$$\Rightarrow M = 11001 \quad e = 3 \quad \text{bias} = 127$$

$$\Rightarrow E = e + \text{bias} = 130 = (10000010)_2$$

| S | E        | M     |
|---|----------|-------|
| 1 | 10000010 | 11001 |

①      ⑧      ②₃

$$\frac{1100 \ 0001 \ 0100 \ 0100 \ 000}{C \ T \ 6 \ 4 \ 000} \\ = C16400\dots$$

Q. from given IEEE754 rep, find the no. in decimal.

$$\frac{01000 \ 0011 \ 1100 \ 000 \dots 00}{S \ E \ M}$$

| S | E | M  |
|---|---|----|
| 1 | 8 | 23 |

$$1 \cdot 1100 \ 00 \times 2^e$$

$$1 \cdot 11000 \ 00 \times 2^4$$

$$(11100)_2 = (+28)_{10} \rightarrow \text{sign bit} = 0$$

$$e = E - \text{bias}$$

$$e = 131 - 127 = 4$$

Q:  $(1.0)_{10}$  into IEEE 754 format

$$s=0 \hookrightarrow 1.0 \times 2^0 \quad E=e+\text{bias} = 0+127 = (0111)_{111}_2$$

$$\Rightarrow \boxed{\begin{array}{c|cc|c|c} 0 & 011 & 1111 & 00000 \dots \\ \hline 3 & F & 0 & 00000 \end{array}} \quad E=(127)_{10}$$

Q: What can be max value which can be represented in IEEE 754?

Q: What can be min value which can be represented in IEEE 754?

Q:  $0100000000 \quad \underbrace{11000\dots}_{M}$

$$M=11000\dots$$

$$\Rightarrow 1.1100\dots \times 2^e$$

$$\Rightarrow 1.1100\dots \times 2^1$$

$$\Rightarrow (11.100\dots)_2$$

$$\Rightarrow (3.5)_{10}$$

$$E=(10000000)_2$$

$$=(128)_{10}$$

$$e=E-\text{bias} = 128-127 = 1$$

$$M=11000\dots$$

$$000 \quad 0011 = M$$

$$0 = 3$$

$$9 \quad 5 * \dots 0011.1 * ?(1-)$$