



ALU

General Purpose Register (GPR)



MAR → is used to read / hold the address.

MDR → is used to read / hold / write the data.



Steps

① Get operand's value into ALU

a) Register → ALU

b) MAR → MDR → ALU
(perform read opⁿ)

① Register
② Memory locⁿ
(Loc A)
2000 g.


② Perform the opⁿ.


③ Store the result

a) Reg. ALU → Register

b) Memory ALU → MDR → MAR


write back opⁿ
to delete prev. data &
write new one.






Ex - Add R₀, R₁

PC
2000 → Add R₀, R₁




S_n - Add R₀, LocA



PC

2000

S_n - Add LocA, LocB



PC
2000

Number System Representation

Ex: $b_3 b_2 b_1 b_0$

+ve $\rightarrow 0$
-ve $\rightarrow 1$

\rightarrow sign and magnitude

+5
 \downarrow
0101

-5
 \downarrow
1101

\rightarrow 1's & 2's complement

Q: $-3 \rightarrow +ve\ no.$
 $(+3)$
 \downarrow
0011

1100 \rightarrow 1's complement

~~Q: $\frac{+1}{1101} \rightarrow$ 2's complement of (-3)~~

Q: $-5 \rightarrow +ve\ no.$
 $(+5)$
 \downarrow

0101

\downarrow
1010 1's complement

~~Q: $\frac{+1}{1011} \rightarrow$ 2's complement of (-5)~~

Arithmetic Operations

Ex: Add +7 and -3.

$$\begin{array}{r}
 0111 \\
 +1101 \\
 \hline
 10100
 \end{array}
 \quad \left(\begin{array}{l} +7 \\ -3 \\ \hline +4 \end{array} \right)$$

→ ignore the carry signal.
Carry bit

- ⑥ * If answer lies within the range, then accept it, otherwise
and if overflow will occur.

Rules is 2's complement Arithmetic.

① Addition

Ignore carry bit signal if the answer lies within this range. ~~then~~ -2^{n-1} to $2^{n-1}-1$

then we accept the answer

range → Accept

else → overflow.

If $n=3$,
no of bits
 -2^2 to 2^2-1
 -4 to 3 .

② Subtraction

Add $X + (-Y)$

\downarrow
 Y 's complement
 \downarrow
 2^n complement.

$$-2^{n-1} \text{ to } +2^{n-1}-1$$

$$-5 \Rightarrow +5$$

$$\begin{array}{r} 0101 \\ 1's C 1010 \\ \hline -5 = \underline{\underline{1011}} \end{array}$$

Add +2 and +3

$$\begin{array}{r} 0010 \\ + 0011 \\ \hline +5 \Rightarrow \underline{\underline{0101}} \end{array}$$

for n , range $\rightarrow -2^{n-1}$ to $+2^{n-1}$

$$\text{for } n=4, -2^{4-1} \text{ to } +2^{4-1} \\ -2^3 \text{ to } 2^3 \\ -8 \text{ to } 7$$

Q Add +4 and -6

$$\begin{array}{r} 0100 \\ + 0110 \\ \hline \cancel{1010} \\ \{ 010 \\ +1 \\ \hline 1's C \end{array}$$

Q Sub -3, -7

$$\begin{array}{r} \cancel{1011} \\ + \cancel{1111} \\ \hline \cancel{1010} \\ 1's C \quad 1100 \\ +1 \\ \hline \textcircled{3} \Rightarrow \underline{\underline{1101}} \rightarrow 2's C \end{array}$$

$$\begin{array}{r} 0100 \\ 1010 \\ \hline \cancel{1100} \\ \{ 0000 \\ +1 \\ \hline 2's C \end{array}$$

$$\begin{array}{r} 0111 \\ 1000 \\ +1 \\ \hline 2's C \end{array}$$

$$\begin{array}{r} \textcircled{3} \rightarrow \underline{\underline{1001}} \\ 0110 \\ +1 \\ \hline 0111 \end{array}$$

$$\begin{array}{r} \cancel{1101} \\ + \cancel{1001} \\ \hline \cancel{0110} \\ \cancel{0001} \\ 6 \end{array}$$

$$\begin{array}{r} 1101 \\ + 0111 \\ \hline \boxed{0100} \rightarrow 4 \end{array}$$

$$\text{Q1) Sub } +2, -4$$

$$-4 \Rightarrow +4$$

$$\begin{array}{r} 0100 \\ \hline 1'sC & 01011 \end{array}$$

$$\begin{array}{r} +1 \\ \hline 1100 \leftarrow -4 \end{array}$$

$$\therefore 0010$$

$$\begin{array}{r} +0100 \\ \hline 0110 \\ \hline 0001 \\ \hline + \\ \hline 0010 \end{array}$$

$$\begin{array}{r} +1 \\ \hline 0011 \\ \hline 0100 \end{array}$$

$$\text{Q2) Add } +2, -7$$

$$-7 \Rightarrow +7$$

$$\begin{array}{r} 0010 \\ +1001 \\ \hline 1011 \\ \hline 0100 \\ \hline +1 \\ \hline 0101 \leftarrow -5 \end{array}$$

$$0111$$

$$\cancel{+000}$$

$$1000$$

$$\begin{array}{r} +1 \\ \hline 1001 \\ \hline -7 \end{array}$$

During Arithmetic Opⁿ,

- ② When one of the operand is negative then computed answer should follow 2's C method

for verifz'.

$$\text{Q3) Add } -3, -7$$

$$-3 \Rightarrow +3$$

$$\begin{array}{r} 1101 \\ +1001 \\ \hline 0010 \\ \hline \text{carry signal} \end{array}$$

$$0011$$

$$\cancel{1100}$$

$$+1$$

$$\begin{array}{r} \\ \\ +1 \\ \hline 1101 \end{array}$$

$$-7 \Rightarrow +7$$

$$0111$$

$$1000$$

$$+1$$

$$\begin{array}{r} \\ \\ +1 \\ \hline 1001 \end{array}$$

$-3-7 \Rightarrow -10 \rightarrow$ out of range of $-8 \text{ to } 7$

: Overflow Condition

Q) Add 7, 3

∴ 0111

$$\begin{array}{r} + 0011 \\ \hline 1010 \end{array}$$

0011

$$\begin{array}{r} + 0011 \\ \hline 1010 \end{array}$$

0100

* When two numbers having same sign, 2's Complⁿ system might give incorrect result.

$$\begin{array}{r} 0110 \\ + 0010 \\ \hline 1000 \\ - 1000 \\ \hline 0100 \end{array}$$

+ 1100
for each

→ result is 1100

∴ 1100 is wrong

∴ result is 1101

∴ 1101 is correct result

1100

0001

1100

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

0100

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

+ 1100

- 1001

1101

- 1001

1000

- 1001

1000

- 1001

1000

- 1001

1000

+ 1100

- 1001

1001

- 1001

1000

- 1001

1000

- 1001

1000

- 1001


1000

∴ If you are adding 1000 & 1001
the result is 1000

Memory

→ trillion / billions of storage cells are used to store the bits

→ Access the bits in the form of word



→ Data is usually accessed in n-bit group according to word length.

a) Sign and magnitude

b_{31}	b_{30}	---	b_0
----------	----------	-----	-------

+ve $\rightarrow b_{31} = 0$

-ve $\rightarrow b_{31} = 1$

Characters \rightarrow each of 8 bit

8 bit	8 bit	8 bit	8 bit
-------	-------	-------	-------

ASCII

Byte Addressable memory

WL = 0, 4, 8

\Rightarrow each word = 4 Bytes

word length

K-bit address = 2^k memory loc.

$$32 \text{ bit address} = 2^{32} \text{ mem. loc}$$
$$= 2^{30} \cdot 2^2$$
$$= 4 \text{ Gb.}$$

$$\begin{cases} 2^{10} = 1\text{k} \\ 2^{20} = 1\text{M} \\ 2^{30} = 1\text{G} \\ 2^{40} = 1\text{T} \end{cases}$$

Memory Representation

→ Big Endian → lower bit is used to denote MSB address.

→ Little Endian → lower bit is used to denote LSB address.

	w_0	w_1	w_2	w_3
0	0	4	8	12

0	12	8	4	0

$2^3 \cdot 4^{25}$

Memory Operation

Load: transfer the contents of

memory location, to processor register.

$\Rightarrow R_i \leftarrow M[A]$

Store: transfers the content of the
processor's registers into
memory location.

$\rightarrow \text{Load } R_i, M[A]$
Assembly language not!

$\Rightarrow M[A] \leftarrow [R_i]$

Store $M[A], R_i$

ALU

② MDR \Rightarrow Processor register (R_0, R_1, R_2, \dots)

+ LSB

MAR

Instruction and Instruction Sequencing

- i) Data transfer between memory location and register
 - Register Transfer Not^a
 - Assembly Lang. Not^b.
- ii) ALU operations on data \rightarrow "Instr" format
 - 1.1 Register Transfer Not^a
 - 1.2 Assembly Lang. Not^b.
- iii) Program sequencing and control \rightarrow conditional codes
- iv) I/O transfers \rightarrow Branching instructions.

i)

* Register Transfer Not

\rightarrow contents inside the register are denoted by placing [] .

mem. loc. or register $\xrightarrow{\quad}$ M/R $\leftarrow [R_i]$

* Assembly Lang. Not

\rightarrow used to understand low-level language like machine instr's.


Operation / opcode	Destination Operand	Source Operand
--------------------	---------------------	----------------

2) ALU operation on Data

Instruction format :-

IR: Variable size.

\hookrightarrow 3, 2, 1, 0 address bits



3-Address Instrⁿ format

→ All addresses are explicitly defined.

Here the instrⁿ format has 3 different fields, which specify either a memory or register locⁿ.

opcode	operand 1	operand 2	operand 3	mode
	mem./reg.	M/R	M/R	

Ex - Add R, A, B

$$R \leftarrow M[A] + M[B]$$

Advantages

- 1) Useful for shorter codes

Disadvantages

- 1) No of instrⁿ reg. to specify operand > # of instrⁿ reg. to specify opcode.
- 2) Takes up large space to specify the instrⁿ.

2-Address Instrⁿ format

Opcode	operand 1	operand 2

Ex - Add A, B

$$m[A] \leftarrow m[A] + m[B]$$

Advantages

- 1) It is good for shorter code.

Disadvantages

- 1) No of instrⁿ reg. to specify operand > # instrⁿ reg. to specify opcode.

- 2) More no of bits on reg.

1-Address "Instr" format

→ It uses implied accumulator register for data manipulation.

CPU will use its own accumulator Reg., so there is no need to specify the address.

ex → Load A

$$Acc \leftarrow M[A]$$

ex → Add A, B

can be converted to 1-address instr.

- ① the more no. of bits we reduce → more efficient our CPU will be.

0-Address "Instr" format

→ No operand address.

→ Only opcode

Push
Pop

opcode

stack organization

push
pop

ex → Push (≡ Push Acc)

→ Add

Push

Advantages →

1) very fast

2) less no. of bits in regd.

Disadvantages →

① We need stack organizⁿ, which is compulsory.
(Queue, linked lists, etc. can't be used)

② Before it used stack orgⁿ, it is necessary to convert
refer back into post-fixed operⁿ format
eg → ~~3*x+1~~ → * + 3, 2, 1

② we need to convert all the instr' into post fixed format

① Evaluate the expression using 3,2,1,0 mtr' format.

$$(A+B) * (C+D)$$

Ans \Rightarrow * 3-Addr. mtr'

opcode	operand 1	operand 2	operand 3
	M/R	M/R	M/R

Add R_0, A, B

Add R_1, C, D

MUL ~~R0~~ R_2, R_0, R_1

By means Instr.

Notations

Add $R_1, M[A], M[B]$

$R_1 \leftarrow M[A] + M[B]$

$R_2 \leftarrow M[C] + M[D]$

~~$M[A] \leftarrow M[A] + M[B]$~~

$R_3 \leftarrow R_1 * R_2$

~~Add A, B~~

not allowed in 3-addr.

\Rightarrow Add A, B
takes 6 clock cycle.

we will
choose whichever
takes less clock cycle
for getting

② Add Z, A, B

Z requires 2 clock cycles.
whereas
using R_1 requires
only 1 clock cycle

* 2-Addr. Instr' format

Instr

Add $M[A], M[B]$

Notations

~~$M[A] \leftarrow M[A] + M[B]$~~

Add $M[C], M[D]$

~~$M[C] \leftarrow M[C] + M[D]$~~

Mul $M[A], M[C]$

~~$M[A] \leftarrow M[A] * M[C]$~~

* 2 Addr. Instr["] format

Inst["]: Load R₁, A

Notations:

$$R_1 \leftarrow M[A]$$

Add R₁, B.

$$R \leftarrow R_1 + M[B]$$

Load R₂, C

$$R_2 \leftarrow M[C]$$

Add R₂, D

$$R_2 \leftarrow [R_2] + M[D]$$

Mov X, R

$$M[X] \leftarrow [R]$$

MUL R₁, R₂

$$[R_1] \leftarrow [R_1] \times [R_2]$$

Mov X, R₁.

$$[X] \leftarrow [R_1]$$

* 1 Addr. Instr["]

Load A

$$Acc \leftarrow M[A]$$

Add B

$$Acc \leftarrow [Acc] + M[B]$$

Mov X

$$M[X] \leftarrow [Acc]$$

Opcode / operand

M/R

Load C.

$$Acc \leftarrow M[C]$$

Add D

$$Acc \leftarrow [Acc] + M[D]$$

Mul X

$$M[X] \leftarrow [Acc] * M[X]$$

* 0 Addr. Instr["]

Push A

$$TOS \leftarrow M[A]$$

Push B

$$TOS \leftarrow M[B]$$

Add

$$TOS \leftarrow (A+B)$$

Push C

$$TOS \leftarrow M[C]$$

Push D


$$TOS \leftarrow M[D]$$

Add

$$TOS \leftarrow C+D$$

Mul

$$TOS \leftarrow (A+B) * (C+D)$$



- ② In stack organization, push & pop operations are performed by default operation along w/ address, however, in 0-address instr. ADD, SUB, MUL will not carry any address.

Instruction Sequencing


Add C, A, B.

$$C = A + B \quad \left\{ \begin{array}{l} \text{mov } R_1, A \\ \text{Add } R_1, B \\ \text{mov } C, R_1 \end{array} \right.$$

$$R_1 \leftarrow M[A]$$

$$R_1 \leftarrow [R_1] + M[B]$$

$$M[C] \leftarrow [R_1]$$




32-bit $\rightarrow 2^{32}$ m.L.

Byte addressable memory

$$\frac{3.2}{8} = 4B$$

each word length is 4B

- What if, there are n numbers
for sum.



for $n=100$,
we would need 100 times ~~4B~~ more 2^{32} ,
so that to accommodate all 2^{32} & also the data for
the 10^6 , do the 2^{32} for this is,


② Instruction Frequency: Branch Instr.


* Branch Instruction

This type of instr. loads ~~the address~~ a new address into the program counter. As a result the processor fetches and executes the instr. at the new address called the branch target.

Conditional Code: A conditional branch instr. causes a branch only if a specified cond. is satisfied.

e.g. Branch > 0 loop





This is the 1st for reading no of num in memory
 but there is no 1st for reading memory regd.
 to store the data

Addressing Modes

→ Representation in which locⁿ of an operand is specified within Inst!

Important terms: → 8bit/16bit value.

source index or
destination index


i) Displacement
ii) Index Register
(SI, DI)
iii) Base Register
(BX, BP)

SA
(Effective address)

Base pointer

$$\text{eg} - EA = [R]$$

$$EA = [R_1] \Rightarrow g \rightarrow \frac{R_1}{R_2} \quad \text{or} \quad \frac{R}{2000}$$



V. Very Important ~~(*)~~ ~~(*)~~ ~~Never~~ come from here

- 1) Implied AM
- 2) Immediate AM
- 3) Register direct AM
- 4) Register Indirect AM
- 5) Direct AM
- 6) Indirect AM
- 7) Relative AM
- 8) Index AM
- 9) Auto ~~decrement~~ AM
decrement
- 10) Auto decrement AM
- 11) Base Register AM

1) Implied AM \rightarrow operand is specified within instruction.

\hookrightarrow data is stored as 8 bit / 16 bit displacement

[CLC] 0

carry flag reset to 0.

2) Immediate AM \rightarrow

[opcode] Data

Add 3.

Acc \leftarrow Acc + 3.

3) Register direct AM

$$\Sigma A = [R_1]$$

[opcode] R₁


4) Register Indirect AM

$$\Sigma A = [R_1]$$

[opcode] [R₁]

5) Direct AM

$$EA = [mL]$$



used to declare
Variable.


$$Acc \leftarrow m[A]$$

in C program eg → int a;


6) Indirect AM

→ used to declare pointer M

$$EA = [[mL]]$$



~~A~~



7) Relative AM


$$EA = [PC] + \text{Address field of the instr.}$$

$$PC \Rightarrow 2000$$

$$= 2000 + 2$$

$$= [2000+2]$$

$$EA = [2003]$$



→ Program Relocation

→ Calc of BTA.

$$PC \Rightarrow 2000$$

$$= 2008 + (-3)$$

$$EA = [2008 - 3]$$

$$= [2005]$$


8) Index AM

→ Index Register used to calc. EA

$$EA = \boxed{[PC] + [IR]} + \cancel{\text{Address}} \cdot [IR] + \text{Address part of next 4 bytes}$$

$$EA = [3002] + 2$$

$$= [3004].$$



→ If Reg contains the ~~PA~~, then ~~MR~~ is required.

9) Auto Increment AM.

→ we use general purpose register, which has functionality to change on its own. (R_{auto})

$$R_{auto} = [R_{auto}] + \text{step-size} \quad \text{depend on the size of operand.}$$

→ used to perform loops.

10) Auto-Decrement AM

$$R_{auto} = [R_{auto}] - \text{step-size.}$$


11) Base Register AM

$$EA = \boxed{[PC] + [IR]} + [\text{Address part} + [BR]]$$

→ Array Relocation.

Q) mov m[500] mode

AM	EA	Content
① Direct	m[500]	800
② Immediate	-	500
③ Indirect	[500]	800
④ Relative	[702]	325
⑤ Index	[600]	900
⑥ Register Direct	[R1]	400
⑦ " Indirect	[R1]	700
⑧ Auto Increment	[R1]	701
⑨ Auto Decrement	[R1]	699



$$PC = 200 \\ (\text{addr} + 1) \text{ is fetched } 200 \text{ & } 201$$

then $PC \rightarrow 202$

② \rightarrow no memory address req'd in Immediate.

Will treat everything as constant

③ \rightarrow 2 mem. ~~reference~~ are reqd.

$\rightarrow 500 \rightarrow 800$

$$\text{EA} \rightarrow [202 + 500] = 702.$$

Content
of
PC

+ ~~address part~~
~~of~~ of ~~addr~~

500, not 800

$$⑤ EA \rightarrow \cancel{[I_{302} + 100] - [I_{302}]}$$

$$[IR] + \text{Address part} = 100 + 500 = 600$$

of instr

$$⑥ EA = [R_1]$$

& content \Rightarrow data of $R_1 \rightarrow 400$.

$$⑦ EA = \boxed{[R_1]} = [400]$$

\downarrow content \rightarrow data at 400 = 700
write this as EA

$$⑧ [R_{auto}] + \cancel{\text{step-size}} = 400 + 1 = 401$$

$$[R_{auto}] + \text{step-size} \Rightarrow [400] + 1 = 700 + 1 = 701$$

$$⑨ [R_{auto}] + \text{step-size} \Rightarrow 700 - 1 = 699$$

⑩ Consider a 3 word machine instrⁿ: Identify # cycles needed during the execⁿ of instrⁿ.

Add $A[R_s], @B$ $\xrightarrow{\substack{\text{Index AM} \\ \text{when } R_s \text{ is IR}}}$ Subtract AM

$$\underline{A} \Rightarrow \begin{matrix} \text{Index part} \\ A[R_s] \end{matrix}$$

$$EA = [IR] + \text{Address field of the instr}$$

$EA = [R_s] + \text{Address} \rightarrow 1 \text{ memory reference is required.}$

2nd part

$$@B = M[B]$$

Indirect
2 memory references are required.

Add $A[R_s], @B \rightarrow SRC_2$

opcode. $\xrightarrow{\text{operation}}$

$A[R_s] \leftarrow A[R_s] + @B$ 2 refs.
 $\therefore T_{ref} = 1 + 1 + 2$


CPU T6 P4Q

Q) Memory loc's 1000, 1001, and 1020 have data values 18, 1, and 16. Consider the following instructions:

I → Immediate addressing mode	MOV I	$R_s, 1$	Move Immediate
$@A, @B \rightarrow$ indirect addressing mode	Load	$R_d, 1000(R_s)$	Load from memory [addr → index address]
$A[R_s] \rightarrow$ index addressing mode	ADD I	$R_d, 1000$	Add Immediate
$A[R_d] \rightarrow$ index addressing mode	Store I	$0(R_d), 20$	Store Immediate

What will be the value in locⁿ 1001 after exec?

① $R_s \leftarrow 1$



② $R_d \leftarrow [1000 + [R_s]]$ $(EA) \rightarrow$ calculating 1001
 $R_d \leftarrow [1000 + 1] \rightarrow [1001]$

$\therefore R_d \leftarrow [1001]$

$R_s \leftarrow 1$

R_d
[1]


③

$$R_d \leftarrow [R_d] + 1000$$

here 1000 is not memory address.
∴ Immediate addressing mode.
∴ 1000 is constant.

$$R_d \leftarrow 1 + 1000$$

$$R_d \leftarrow 1001$$



④

$$[0 + [R_d]] \leftarrow w$$

$$[0 + 1001] \leftarrow w$$

- Q) Consider the following memory values & one address machine w/ accumulator.
Calc. the output of each instr.

20	40
30	50
40	60
50	70

- Instr
- Load I 20
 - Load D 20
 - Load @20.
 - Load I 30
 - Load D 30
 - Load @30.

- Op.
- 20 Acc \leftarrow 20
 - 40 Acc $\leftarrow [30]$ = 60
 - 60 Acc $\leftarrow ([40]) = 60$
 - 30 Acc \leftarrow 30
 - 50 Acc $\leftarrow [30]$ = 70
 - 70 Acc $\leftarrow ([30]) = 70$

Ans.

$$\textcircled{1} \Rightarrow \text{Acc} \leftarrow 20$$

$$\textcircled{2} \Rightarrow \text{Acc} \leftarrow [w]$$

$$\text{Acc} \leftarrow 60$$

$$\textcircled{3} \Rightarrow \text{Acc} \leftarrow [w]$$

$$\text{Acc} \leftarrow [40]$$

$$\text{Acc} \leftarrow 60$$

$$\textcircled{4} \Rightarrow \text{Acc} \leftarrow 30$$

$$\textcircled{5} \Rightarrow \text{Acc} \leftarrow [w]$$

$$\text{Acc} \leftarrow 50$$

$$\textcircled{6} \Rightarrow \text{Acc} \leftarrow [w]$$

$$\text{Acc} \leftarrow [50]$$

$$\text{Acc} \leftarrow 70.$$

Q) Consider a RISC machine where each instrⁿ is 4 bytes long (bytes). Here, conditional branch instrⁿ w/ PC relative AM is used. Offset is specified in bytes for the calcⁿ of target locⁿ of the branch instrⁿ. Consider the following sequence of instrⁿ:

Instr ⁿ	Instr ⁿ
i	Add R ₂ , R ₃ , R ₄
i+1	Sub R ₅ , R ₆ , R ₇
i+2	Lmp R ₁ , R ₈ , R ₁₀
i+3	beq R ₁ , offset

If the target branch ofⁿ is i, find the value of offset.

→

$$\text{BTA: } i \quad \text{is asking to calc' the offset}$$

$$\Sigma A = [PC] + \text{Offset}$$

↓
named { }

$\text{PC} \rightarrow \text{jumping value}$

Inst ⁿ	Inst ⁿ
100	i
104	i+1
108	i+2
112	i+2
116	i+3
120	i+4
124	i+5
128	i+...

C. Direct AM.

$$PC = 100 \text{ (say)}$$

$$\Sigma A = [100],$$

$$\Sigma A = [PC] = \underline{\underline{100}}$$

$$\Sigma A = [PA] + \text{offset}$$

$$100 = 116 + \text{offset}$$


$$\text{offset} = 100 - 116 = \underline{\underline{-16}}$$

* PC value will hold the next instrⁿ address, which encodes the currⁿ instrⁿ so that there is no lag in CPU.


~~right address~~

PC

So it is line after end of i+3 instrⁿ. (PC will be holding 116 while executing it), we need to go back to iⁿ instrⁿ (100) so offset = 16 → IT needs to go back 16 bytes.



* Expanded Opcode Technique



$$\begin{aligned} \# \text{ of } 3\text{ AI} &= x \\ \# \text{ of } 2\text{ AI} &= y \\ \# \text{ of } 1\text{ AI} &= z. \end{aligned}$$

3 address instr

$\boxed{\text{opcode} | A_2 | A_3}$

$\boxed{\text{Opcode} | A_2}$


$$\# 3\text{ AI possible} = (2^x - 1) 2^y$$

$$\# 2\text{ AI possible} = ((2^x - 1) 2^y) 2^z$$

$$\# 1\text{ AI} = (((2^x - 1) 2^y) 2^z) 2^0$$

Q] In an 11-bit instrⁿ format, the size of address bit is 4-bits. The computer uses expanded opcode technique & contains 5 2 address instrⁿ & 32 1-address instrⁿ. Calc. the no. of zero address instrⁿ it can support. It is then typed if Ps. no. of Address. instrⁿ = highest no. given

11 bit.



5 - 2 AI

32 - 1 AI.

8 - 0 AI.

1 AI possible from given no.


$$\text{Format} = (2^3 - 1) \cdot 2^4 = 48.$$

$$0\text{ AI} \text{ a zero no.} = 3(48 - 32) \cdot 2^4$$

$$= (6 \times 16) - 256$$

* Take even Q11 based on this topic.

- Q] A machine has 32-bit Architecture of one word long instrs.
 It has 64 registers, Each of which 32-bit long. It needs to support 45 instructions and immediate operand is also there. Assume that immediate operand is of 2 register operands. Assuming that immediate operand is an unsigned integer. Then find out the max value of the immediate operand.



$$0 \rightarrow 2^n - 1$$

$$= 32 - (6 + 6 + 6)$$

$$= 32 - 18$$

~~14~~

$$\log_2 45 = 5$$

result of.

$$2^{14} - 1$$


$$= 16383$$

$$\# \text{ bits } R_1 = R_2 = \log_2 6 = 2.58$$

111

Q] Consider a processor w/ 64 registers & memory set of size = 12.
 Each instrⁿ has 1 op code, 2 src. registers, 1 destination register.
 & 12 bit immediate value. Each instrⁿ is stored by aligned
 fashion. If a program has 100 instrⁿ, the amount of memory consumed
 by the program in bytes are _____?

Ans \Rightarrow



1001	1B	8
1002	2B	8
1003	3B	8
1004	4B	8
1005	5B	8
1006	6B	8
1007	7B	8
1008	8B	8

$$8+8+8+8+8=40 \text{ bits}$$

$\therefore 5 \text{ blocks} = 5 \text{ bytes}$.

1 instrⁿ \rightarrow 5 bytes.

$100 \text{ instr}^n \rightarrow 5 \times 100 = 500 \text{ bytes}$

If used in bits then,

$$34 \times 100 \times 8 \text{ bits.}$$

- Q) A CPU is designed to have 58 I/Os. The CPU is able to address a max. of 65536 locations. The length of machine code is same for all the instructions. Determine the no. of bits allocated for each address field.
- (a) Determine the min. no. of bits allocated for the opcode field of 2 address instrⁿ.
- (b) Determine the min. no. of bits allocated for the codes of 2 address instrⁿ.

* Number Representation

↳ sign and magnitude

↳ IEEE floating point representation

It allows large range
of no. using less no. of bits.

Sign bit $\rightarrow S$

$\begin{array}{c} +ve \\ \diagdown \\ -ve \end{array}$

Exponent

No. of 0's power in the no.

2's complement
without.

-2^{m-1} to $+2^{m-1}-1$

\rightarrow overflow condition

$n=8$

-2^{m-1} to $+2^{m-1}-1$

-2^{m-1} to 2^m-1

-128 to $+127$

$\oplus 128$

Mantissa \rightarrow actual no. in binary.

Standard format



Sign expo. Mantissa

Exponent \rightarrow biased.

No. should start from (0).

Mantissa \rightarrow always normalised e.g:-

Implicit Explicit

no. is 0.00 then

~~0.00~~

~~0.1 x 2⁻¹~~

Mantissa

Right shift
 \rightarrow -ve power

② ~~100.1~~ then

0.1001×2^3 (left shift
 \rightarrow +ve power)

Mantissa
(after pt.)

Range: -2^{5-1} to $+2^{5-1}$
 -2^4 to $+2^4 - 1$ (0 to 21)

-16 to $+15$ \curvearrowright 32 bit unsigned format

$$-16 + 16 = 0$$

\curvearrowleft bias

	bias
-16	16
-15	15
-14	14
-13	13
⋮	⋮
-1	1
0	0

bias is such that the ~~num~~ number should lie in (0-31)
 & bias is min. to make the num 0.

Excess 16 code \curvearrowright will work for all nos. ($16 \rightarrow 0$)

If k bits are allocated in E , then bias formula is 2^{k-1} .

$$\therefore \text{Bias} = 2^{\frac{k-1}{2}}$$

for the above,

$$k=5$$

$$\therefore 2^{\frac{5-1}{2}} = 2^4 = 16 \leftarrow \text{bias}$$

$$\text{if } k=7$$

$$2^{\frac{7-1}{2}} = 64$$

$\therefore \Rightarrow$ Excess 64 code

Mantissa

Mantissa contains fraction part in binary but in normalized form.

101.11

- Explicit mode (by default)
- Implicit mode:
After the pt., it can be either 0 or 1.
(e.g., ~~1.X~~) anything $1.X$ → anything

The 1st bit before pt. should be 1.

$$\Rightarrow 1.0111 \times 2^{+2} \quad M = 0111 \quad E = 2 + \text{bias}$$

0	2+bias	0111
---	--------	------

In the explicit mode, after the pt., the 1st bit should be 1.

$$1.11 \times 2^{+3}$$

$$\Rightarrow 0.1011 \times 2^3$$

$E = e + \text{bias}$

$M = 1011$
 $E = 3 + \text{bias}$

S	E	M
---	---	---


value → address

so $E+E$ one is adder, other is value.

0	3+bias	1011
---	--------	------

Egr. $(19.25)_{10}$

\Downarrow
 $(10011.01)_2$



1 (6) 9

$\rightarrow k$ (given)
exponent bit } then

$$M: 0.1001101 \times 2^{+5}$$

$$e = +5$$

$$M = 1001101 \text{ (00)}$$

$$\rightarrow \text{bias} \rightarrow 2^{k-1} = 2^{6-1} = 2^5 = 32$$

$$\therefore E = e + \text{bias} = 5 + 32 = (37)_{10}$$

$$(100101)_2$$

∴ Mantissa has 9 bits given,
then we append 2 zeros at last

→ we can do it, ∵ Mantissa is after ~~the pt.~~,
so it won't make any difference.

S	E	M
0	100101	100110100

$\begin{array}{ccccccc}
& & & & 2 & 6 & 9 \\
& & & & 1 & 0 & 0 1 0 1 1 0 1 0 0 \\
& & & & \downarrow & & \\
& & & & 0 1 0 0 1 0 1 1 0 0 1 1 0 1 0 0
\end{array}$

the number of bytes will be 10.

The first byte of the file is 0.25 byte unique.

Second byte is 0.1875 → 3. 1 byte.

Third byte is 0.6875 → 4 → 4 bytes.

Fourth byte is 0.1875 → 3. 1 byte.

Fifth byte is 0.25 → 2 → 2 bytes.

Sixth byte is 0.1875 → 3. 1 byte.

Seventh byte is 0.1875 → 3. 1 byte.

Eighth byte is 0.1875 → 3. 1 byte.

Ninth byte is 0.1875 → 3. 1 byte.

Tenth byte is 0.1875 → 3. 1 byte.

Eleventh byte is 0.1875 → 3. 1 byte.

Twelfth byte is 0.1875 → 3. 1 byte.

Thirteenth byte is 0.1875 → 3. 1 byte.

Fourteenth byte is 0.1875 → 3. 1 byte.

Fifteenth byte is 0.1875 → 3. 1 byte.

Sixteenth byte is 0.1875 → 3. 1 byte.

Seventeenth byte is 0.1875 → 3. 1 byte.

Eighteenth byte is 0.1875 → 3. 1 byte.

Nineteenth byte is 0.1875 → 3. 1 byte.

Twenty byte is 0.1875 → 3. 1 byte.