

618 ICD

Audio Spectrum Analyzer PIC18FXXX Hands On Workshop

MPLAB® IDE V6.0

MPLAB ICD 2

MPLAB C18



PIC18FXXX Hands On Workshop Agenda

- PIC18FXXXX architecture, peripherals and special features
- PICmicro® product overview including future products
- PIC18FXXXX development tool overview
- Audio Spectrum Analyzer Demo Board design
- Lab 1 Install MPLAB 6.0, MPLAB ICD 2, MPLAB C18, Demo Board, Create Project, Compile and Run, Display Message
- Lab 2 Develop a traffic light
- Lab 3 A/D Sampling ISR, Fill A/D sample buffer
- Lab 4 Apply DFT to A/D sample buffer, scale and display DFT results.
- Lab 5 Extra credit- Add Automatic Gain Control




PIC18FXXX Workshop Appendix A-D

- The following Appendix topics are available for your reference, but will not be presented today:
 - Appendix A: Optimizing C source code for compiler efficiency
 - Appendix B: PIC18FXXXX Instruction Set, PIC16/17 migration
 - Appendix C: PIC18FXXXX Flash Programming Tips
 - Appendix D: PIC18FXXXX Peripheral Calculation Spreadsheet



Microchip Technology Inc.



Company Overview



Corporate Overview

- Leading semiconductor manufacturer:
 - of high-performance, field-programmable
 8-bit & 16-bit RISC Microcontrollers
 - of Analog & Interface products
 - of related Memory products
 - for high-volume embedded control applications
- \$572 million in product sales in FY02
- More than 3,000 employees
- Headquartered near
 Phoenix in Chandler, AZ

"The Silicon Desert"







History of the PICmicro[®] Microcontroller

1989	Pioneered field-programmable MCU: PIC16C5X family
1990	Shipped 1 millionth OTP PICmicro® device
1991	Introduced MPLAB® IDE the world's first Windows 3.0
	based development system
1992	Offered ROM program memory to PICmicro customer base
1994	Introduced Enhanced FLASH PICmicro MCUs
1996	Introduced the world's first 8-pin microcontrollers
	Ranked #5 in 8-bit MCU market share
1997	Achieved #2 ranking in 8-bit MCU market share
1999	Introduced PIC18CXXX enhanced core architecture
	Shipped 1 billionth PICmicro MCU
2000	Announced comprehensive FLASH PICmicro product
	roadmap
2001	Shipped 200,000th development system
2002	Shipped 2 billionth PICmicro MCU




Annual Net Sales Growth








Existing PlCmicro® MCU Core and Peripheral Blocks





Microcontroller Market Pyramid







PIC18 Architecture And Peripherals



PIC18 Architecture Features

- High Performance 8-bit RISC CPU
- 40 MHz / 10 MIPs sustained operation
- 2.0V to 5.5V operation
- Linear Program Memory addressing to 2MB
- Linear Data Memory addressing to 4KB
- 3 Data Pointers with 5 addressing modes
- Relative conditional branch instructions




PIC18 Architecture Features (Continued)


- Up to 10MIPS @ 10MHz with 4X PLL
- Enhanced Flash memory
 - 2 Seconds Programming Time
 - Low Cost MPLAB-ICD-II Support
 - Flexible Program Memory Protection
- And Many More...



PIC18 Architecture Harvard Architecture

- Separate memory spaces for instructions and data
 - Increased throughput
 - Different program and data bus widths are possible







PIC18 Architecture Oscillator

Various oscillator modes


LP	Low Power Crystal (200KHz max)
XT	Crystal/Resonator (4MHz max)
HS	High Speed Crystal/Resonator (40MHz max)
HS + PLL	HS + 4X PLL (10MHz max)
RC	External RC (4MHz max)
RCIO	RC with OSC2 as I/O (4MHz max)
EC	External Clock (40MHz max)
ECIO	EC with OSC2 as I/O (40MHz max)
INTOSC	Internal RC Oscillator (30/500 kHz, 1/4/8 MHz)

Secondary Oscillator Mode Modes selected by Configuration registers



PIC18 Architecture Clocking Scheme

- Instruction cycle = 1/4 of clock input frequency
- 100 ns Instruction cycle at 40 MHz clock






PIC18 Architecture Instruction Pipeline

- Allows overlap of fetch and execution
- Makes single cycle execution
- Program branches (e.g. GOTO, CALL or Write to PC) take two or three cycles





PIC18 Architecture ALU



- Operates on WREG and a Register or Constant
- Multi-Byte calculation using ADDWFC etc.



PIC18 Architecture 8 x 8 Hardware Multiplier

- Single Cycle Hardware Multiplier
- Performs
 - WREG X Register
 - WREG X Constant
- 16-bit result stored in PRODH:PRODL
- Integer arithmetic operation
- Unsigned operation



PIC18 Architecture Computation Performance

Function	Prog Words (estimated)	RAM (estimated)	Max Time (uS) @ 10MIPS
8 x 8 unsigned multiply	1	-	0.1
16 X 16 unsigned multiply	30	7	3
16 X 16 signed multiply	40	8	4
32 x 32 signed multiply	140	18	15
32 / 16 signed divide	450	9	42
Float Add (IEEE 32bit)	320	12	7
Float Mul (IEEE 32bit)	350	13	10
Float Div (IEEE 32bit)	130	14	32
Sqrt (32bit)	320	10	57
Sin (32bit)	420	11	241



PIC18 Architecture Indirect Access

12-bit FSR

- Indirect Addressing
 - Three 12-bit FSRs
 - FSRnH:FSRnL $(0 \le n \le 2)$
- Linear access to 4KB
- Special Instruction to load FSRn in 2 cycles
- De-reference operations
 - Unchanged
 - Pre/Post Increment
 - Post Decrement
 - Indexed by WREG (signed)

GPR (Bank n-1)


GPR (Bank n)

GPR (Bank n+1)



PIC18 Architecture Stack Memory

- Hardware stack 31 levels deep
 - Separate memory, pointed by STKPTR
 - Used by Call, RCall, INT, RETURN, RETFIE



- Software stack uses FSRn, not hardware stack
 - Uses general purpose RAM, pointed by FSRn
 - Used to store local variables for re-entrant functions

MICROCHIP MASTER'S

PIC18 Architecture Accessing HW Stack


- 5-bit Stack Ptr addresses 21-bit wide stack
- Top-Of-Stack = TOSU:TOSH:TOSL
 - Readable & Writeable => RTOS Friendly
- ризн puts current PC on Top-Of-Stack
- POP discards Top-Of-Stack
- When enabled, Stack OV resets the device
- Stack Underflow returns 00000h





PIC18 Architecture Program Memory

- Up to 2M x 8 in size*
- Linear access
- Two Interrupt Vectors
- Self programmable*
- Programmable over entire voltage range
- Flexible Code Protection Modes*
- 100 K erase/writes (typical)*
- > 40 years retention (typical)



8-bit Wide

* Note: Check your device datasheet



PIC18 Architecture Program Memory Organization

- Divided into blocks
- 512 bytes of Boot block*
- Block size varies by device
 - 8KB on PIC18F452
- Blocks erased in bulk or 64* bytes
 - Bulk erase in ICSP™ programming mode (4.5 - 5.5V)
- Code protection by block
- Internal Read/Write protection by block



8-bit Wide

* Note: Check your device datasheet



PIC18 Architecture Program Memory: Protection


Three types of Protection Scheme:

Code Protection

Block n ICSP prog. Interface Block n+1


ICSP programming mode Read and Write disabled

Internal Read Protection



Reads from same block OK, reads from other blocks disabled


Internal Write Protection



Self Write to this block are disabled




PIC18 Architecture Program Memory Modes





PIC18 Architecture Accessing Program Memory

- 21-bit Divided into PCU:PCH:PCL
 - PCL is readable/writeable
 - PCU:PCH is readable/writeable via shadow registers only




PCL<0> is forced to '0'





PIC18 Architecture Reading Program Memory

TBLRD Operation





PIC18 Architecture Writing to Program Memory

Table Pointer

TBLPTRU | TBLPTRH | TBLPTRL

LOW(DATA), TABLAT movff tblwt*+ HIGH(DATA), TABLAT movff tblwt* **See Appendix C for more information HIGH BYTE (ODD ADDR) TABLAT** HIGH (DATA) **LOW BYTE (EVEN ADDR) Holding** LOW (DATA) Latch **Internal Program Memory**



PIC18 Architecture Accessing Program Memory (Cont.)

- TBLPTR is used to address program memory
 - Divided in TBLPTRU:TRBLPTRH:TBLPTRL
- TBLRD is used to read a byte
- TBLWT is used to load write buffer
 - EECON1 register controls actual write cycle
 - Protected against "run-away" code
- Erase block size 32 or 64 bytes*
- 8 bytes written at a time

^{*} Note: Check your device datasheet



Table Pointer Operations

- To enhance flexibility of table operations, the TBLPTR automatically increment and decrement during read/write operations
- PIC18 devices have 4 modify modes for TBLPTR

tblwt*	tblrd*	no change
tblwt*+	tblrd*+	auto post increment
tblwt*-	tblrd*-	auto post decrement
tblwt+*	tblrd+*	auto pre increment



PIC18 Architecture Data EEPROM

- Size ranges from 64 to 1024 bytes
- 1 M erase/write cycles (typical)
- > 40 years retention (typical)
- Read and Written at byte boundary
 - Automatic Erase-Before-Write
- Protection against "run-away" code
- Code Protection And Internal Write Protection
- Accessed via EEADR, EEDATA and EECONn registers



PIC18 Architecture Configuration

- Configuration Registers at 300000h
- Bit(s) enable/define mode(s)
- Written one byte at a time
- Writeable in all modes
 - Special "Configuration Write Protect" bit
- Most bits can be written to either '1' or '0'
 - Code, Read and Write Protection bits can be written '1' -> '0' only
 - Bulk Erase required to reset Code, Read and Write Protection bits to a '1'

MICROCHIP MASTER'S

Specifying Configuration Information in Source File

Create "config.asm" file and include in project:

```
#include p18f452.inc
 CONFIG CONFIG1L, 0xFF
 CONFIG CONFIG1H, OSCS OFF 1H& HSPLL OSC 1H
 CONFIG CONFIG2L, BOR OFF 2L& BORV 20 2L& PWRT OFF 2L
 CONFIG CONFIG2H, WDT OFF 2H& WDTPS 128 2H
 CONFIG CONFIG3L, 0xFF
 CONFIG CONFIG3H, CCP2MX OFF 3H
  CONFIG CONFIG4L, STVR ON 4L& LVP OFF 4L& DEBUG OFF 4L
 CONFIG CONFIG4H, 0xFF
 CONFIG CONFIG5L, CPO OFF 5L& CP1 OFF 5L& CP2 OFF 5L& CP3 OFF 5L
 CONFIG CONFIG5H, CPB OFF 5H& CPD OFF 5H
 CONFIG CONFIG6L, WRTO OFF 6L& WRT1 OFF 6L& WRT2 OFF 6L& WRT3 OFF 6L
 CONFIG CONFIG6H, WRTC OFF 6H& WRTB OFF 6H& WRTD OFF 6H
 CONFIG CONFIG7L, EBTRO OFF 7L& EBTR1 OFF 7L& EBTR2 OFF 7L& EBTR3 OFF
 CONFIG CONFIG7H, EBTRB OFF 7H
END
```



C Programmer's Interface



Accessing Peripheral Control and Status Bits

<peripheral register name>bits.<bit name>

- Example:
 - GIEH bit of INTCON can be accessed by: INTCONbits.GIEH



Reset Vector

- Located at 0x00000, compiler automatically initializes variables
- Calls main() after variable initialization
- Loops back and calls main() again if main exits
- Generally, main() should stay in loop and not exit:


```
void main(void){
    // Place your initialization code here

while(1){
    // Place your main loop here
    }
}
```




PIC18 Architecture Interrupt Overview

- Interrupt Sources can individually
 - Assigned to high or low priority vector
 - High Priority Vector at 000008h (Default)
 - Low Priority Vector at 000018h
 - Polled or interrupt driven
- Automatic context save WREG, STATUS and BSR on High Priority Interrupt
- Most interrupts wake processor from sleep
- Fixed interrupt latency is three instruction cycles





PIC18 Architecture Interrupt Logic (Low Priority Level)





Interrupt Priority Enable

New bit added to the RCON register - IPEN

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	LWRT		RI	ТО	PD	POR	BOR
bit7	6	5	4	3	2	1	0

- Enables / Disables Interrupt Priority and 16C Compatibility
 - If IPEN=0, priority is disabled and the interrupts are compatible with 16C (default)
 - If IPEN=1, priority is enabled and the interrupts are NOT compatible with 16C
- Registers have been added to set priority for each interrupt source, except INTO.



Peripheral Interrupt Control Registers

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
	bit7	6	5	4	3	2	1	0
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit7	6	5	4	3	2	1	0
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
	bit7	6	5	4	3	2	1	0
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
PIR2	U-0 -	U-0 -	U-0 -	U-0 -	R/W-0 BCLIF	R/W-0 LVDIF	R/W-0 TMR3IF	R/W-0 CCP2IF
PIR2	U-0 - bit7	U-0 - 6	U-0 - 5	U-0 - 4		1		
PIR2	-	-	-	-	BCLIF	LVDIF	TMR3IF	CCP2IF
PIR2	- bit7	- 6	- 5	- 4	BCLIF 3	LVDIF 2	TMR3IF 1	CCP2IF 0
	- bit7	- 6	- 5	- 4	BCLIF 3 R/W-0	LVDIF 2 R/W-0	TMR3IF 1 R/W-0	CCP2IF 0 R/W-0
	- bit7 U-0 -	- 6 U-0 -	- 5 U-0 -	- 4 U-0 -	BCLIF 3 R/W-0 BCLIE	LVDIF 2 R/W-0 LVDIE	TMR3IF 1 R/W-0 TMR3IE	CCP2IF 0 R/W-0 CCP2IE
	- bit7 U-0 - bit7	- 6 U-0 - 6	- 5 U-0 - 5	- 4 U-0 - 4	BCLIF 3 R/W-0 BCLIE 3	LVDIF 2 R/W-0 LVDIE 2	TMR3IF 1 R/W-0 TMR3IE 1	CCP2IF 0 R/W-0 CCP2IE 0



GIE PEIE In Compatibility Mode

- When IPEN=0 Compatibility Mode
 - INTCON<7> is GIE
 - INTCON<6> is PEIE
 - Note: definition exactly same as 16C INTCON

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GIE /GIEH	PEIE /GIEL	TOIE	INT0E	RBIE	TOIF	INT0F	RBIF
bit7	6	5	4	3	2	1	



GIEH & GIEL In Priority Mode

- When IPEN=1 Priority Interrupt Mode
- INTCON<7> is GIEH
- INTCON<6> is GIEL

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GIE/ GIEH	PEIE/ GIEL	T0IE	INT0E	RBIE	TOIF	INT0F	RBIF
bit7	6	5	4	3	2	1	

- High Priority Interrupt Enable GIEH replaces GIE
- Low Priority Interrupt Enable GIEL replaces PEIE



High Priority Interrupts

High Priority Vector uses shadow registers for automatic context save / restore:

```
#pragma code HighVector=0x8
void HighVector (void)
    { _asm GOTO high_priority_interrupt _endasm}

#pragma code // return to default code section

#pragma interrupt high_priority_interrupt save=[symbol]
void high_priority_interrupt (void){
    // Place your high priority interrupt code here
}
```



Low Priority Interrupts

 Low Priority Vector - compiler saves context and restores it with "interruptlow" pragma

```
#pragma code lowVector=0x18
void LowVector (void)
_asm GOTO low_priority_interrupt _endasm
#pragma code
#pragma interruptlow low_priority_interrupt save=[symbol]
void low_priority_interrupt (void){
   // Place your low priority interrupt code here
```



Interrupt Context Save / Restore

- High priority interrupt uses Hardware shadow registers to save and restore WREG,BSR,STATUS.
- Low priority interrupt uses the software stack to manually save WREG,BSR,STATUS.
- You need to add save=[symbol or section] if your ISR is complicated by:
 - Accessing a calculated index within an array
 - Calls other user functions
 - Performs complex math (*,/,float)
 - Accesses a ROM qualified variable



Guidelines for ISR Save Context

ISR Code Behavior

Symbol or Section added to

ISR Save List

Call functions that are also called within main code paths	section(".tmpdata"), PROD
Access values in Program Memory such as an array declared with the ROM keyword	TABLPTR, TABLAT
Performs Multiplication or accesses a calculated index of an array	PROD
Executes Division, 16 bit or greater Multiplication, Floating Point, Scientific functions	section("MATH_DATA")

Example: ISR accesses a calculated array index and executes a division within the ISR:

#pragma interrupt sample_adc save=PROD, section("MATH_DATA"



Large Arrays and Structures

- Linker attempts to fit each variable into a default 256 byte section
- Need to create a larger protected section for arrays and structures larger than 256 bytes:
- Modify cessor name.lkr file as follows:

```
DATABANK NAME=gpr2 START=0x200 END=0x2FF
```

DATABANK NAME=big_array1 START=0x300 END=0x4FF PROTECTED

DATABANK NAME=gpr5 START=0x500 END=0x5FF

SECTION NAME=big_array RAM=big_array1



Large Arrays and Structures (cont.)

Add #pragma to use new section in source.c

```
#pragma udata big_array // Select large section
unsigned char test[456];
```

```
#pragma udata // Return to normal section
```

- Access these large (>256 byte) arrays and structures through pointers or a variable based index (array[index] or *array)
 - Avoid fixed element addressing on these large arrays and structures (ex: array[2])
- Pointers are more code efficient than array indexing



Peripherals



PIC18 Peripherals


- Digital I/O Ports
- Timer0, 1, 2, 3
- Compare/Capture/PWM (CCP)
- Analog-To-Digital Converter
- Analog Comparator
- Addressable USART (AUSART)
- Master Synchronous Serial Port (MSSP)
- External Memory Access (EMA)
- Controller Area Network (CAN)

PIC18 Peripherals Digital I/O Ports

- ្រឹ ្ធ បីគ្នុំ to 68 bi-directional I/O pins
- High sink/source capability (up to 25mA)
- Direct bit (pin) manipulation (single-cycle)
- Each port pin has:
 - Individual direction control (TRISA~TRISJ)
 - Data Latch (LATA~LATJ read-modify-writes)
 - Port Register (PORTA~PORTJ reads value on pins)
- All I/O pins have ESD protection



Port Latch Block Diagram



I/O pins have ESD protection diodes



I/O Pin Direction

- Direction of I/O pins controlled by individual TRIS bits
 - 1 = Input (default power on reset state)
 - \circ 0 = Output
- Example



Reading / Writing I/O Ports

- Reading a I/O port or bit uses the PORT register
 - if (PORTCbits.RC2) // Execute if RC2 = 1
 - if (PORTC == 0b11110000) // Check for F0

Writing to an I/O port or bit should use LAT register


```
LATAbits.LATA0 = 1; // Set RA0
```

```
LATB = 0xFF; // Set all of PORTB output
// pins to a logic one
```



PIC18 Peripherals PORTB: Interrupt on Change


 Internal Pull-Ups and Wakeup/Interrupt On Change feature





PIC18 Peripherals Timer0

- 8-bit/16-bit Timer/Counter
 - 16-bit Read and Writes
- 8-bit Software Programmable Prescaler
- Internal or External clock select
- Interrupt on overflow from FFh/FFFFh to 00h






MICROC MASTE	J							bit 0
T0CON		T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0

TMR0ON	Timer 0 On/Off Control
	1 = Enables Timer 0
	0 = Stops Timer 0
T08BIT	Timer 0 8-bit / 16-bit Select
	1 = Timer 0 configured for 8-bit mode
	1 = Timer 0 configured for 16-bit mode
T0CS	Timer 0 Clock Source Select
	1 = Transition on T0CKI pin (counter mode)
	0 = Internal Instruction cycle (timer mode)
T0SE	Timer 0 Source Edge Select
	1 = Increment on High -> Low T0CKI transition
	0 = Increment on Low -> High T0CKI transition
PSA	Timer 0 Prescaler Asignment
	1 = Timer 0 Prescaler is NOT assigned, prescaler bypassed
	0 = Timer 0 Prescaler assigned and enabled
T0PS2:T0PS0	Timer 0 Prescaler Selection
	111 = 1:256
	110 = 1:128 $010 = 1:8$
	101 = 1:64 $001 = 1:4$
	100 = 1:32 $000 = 1:2$



PIC18 Peripherals Timer1 and Timer3


- 16-bit Timer / Counter
- Consists of two readable and writeable 8-bit registers
 - 16-bit Read / Write mode eliminates hazards
- \bullet ÷1, ÷2, ÷4, or ÷8 Prescaler
- Timer, Synchronous or Asynchronous Counter
- Timer1 can also operate from an external crystal with its built in oscillator feature.
- Interrupt on overflow from FFFFh to 0000h



T1CKPS1:T1CKPS0



PIC18FXXX MCU Peripherals TMR1 as a Real Time Clock



Preload TMR1H register for faster overflows:

TMR1H=80h \rightarrow 1 second overflow TMR1H=C0h \rightarrow 0.5 second overflow

See Application Note AN580 for more info.



Timer 1 Setup

Y	yy 7							bit 0
	RD16	-	T1CKPS1	T1CKPS0	T10SCEN	T1SYNCH	TMR1CS	TMR10N

RD16	16-bit Read/Write Mode Enable 1 = Enables Read/Write of Timer 1 in one 16-bit operation
	0 = Enables Read/Write of Timer 1 in two 8-bit operations
T1CKPS1:T1CKPS0	Timer 1 Input Clock Prescale Selection
	11 = 1:8 $01 = 1:2$
	10 = 1:4 $00 = 1:1$
T10SCEN	Timer 1 Oscillator Enable
	1 = Timer 1 oscillator is enabled
	0 = Timer 1 oscillator is disabled
T1SYNCH	Timer 1 External Clock Synchronization Selection
	1 = Do NOT synchronize external clock
	0 = Synchronize external clock input
TMR1CS	Timer 1 Clock Source Selection
	1 = External clock from RC0/T1OSC0/T13CKI (counter)
	0 = Internal Instruction Cycle
TMR1ON	Timer 1 On / Off Selection
	1 = Enables Timer 1
	0 = Disables Timer 1



Timer 3 Setup

MICROC MASTE	7							bit 0
T3CON		T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNCH	TMR3CS	TMR3ON

RD16	16-bit Read/Write Mode Enable
	1 = Enables Read/Write of Timer 3 in one 16-bit operation
	0 = Enables Read/Write of Timer 3 in two 8-bit operations
T3CCP2:T3CCP1	Timer 3 and Timer 3 CCP Timebase Selection
	1X = Timer 3 is Capture/Compare clock source for all CCPs
	10 = Timer 3 is Capture/Compare clock source for CCP2,
	Timer 1 is Capture/Compare clock source for CCP1
	01 = Timer 1 is Capture/Compare clock source for all CCPs
T3CKPS1:T3CKPS0	Timer 3 Input Clock Prescale Selection
	11 = 1:8 $01 = 1:2$
	10 = 1:4 $00 = 1:1$
T3SYNCH	Timer 3 External Clock Synchronization Selection
	1 = Do NOT synchronize external clock
	0 = Synchronize external clock input
TMR3CS	Timer 3 Clock Source Selection
	1 = External clock from RC0/T1OSC0/T13CKI (counter)
	0 = Internal Instruction Cycle
TMR3ON	Timer 3 On / Off Selection
	1 = Enables Timer 1
	0 = Disables Timer 1




PIC18 Peripherals Timer2 and Timer4

- 8-bit Timers with prescaler and postscaler
- TMR2 used as time base for PWM mode of CCP module
- TMR2/TMR4 are readable & writable
- TMR2/TMR4 increments until they match period PR2/PR4, then resets to 00h
- TMR2/TMR4 match with PR2/PR4 generates an interrupt through postscaler
- TMR2 can serve as baud clock for MSSP



PIC18 Peripherals TMR2 Timer: Period Register





Timer 2 Setup


T2CON Register Format

bit 7							bit 0
-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0

TOUTPS<3:0>	Select Timer 2 Postscaler: $0000 = 1:1 \text{ Postscale}$ $0001 = 1:2 \text{ Postscale}$ $1111 = 1:16 \text{ Postscale}$
TMR2ON	Timer 2 On / Off Control: 0 = Timer 2 is Off
	1 = Timer 2 is On
T2CKPS1	Select Timer 2 Prescaller:
	00 = Prescaller is 1
	01 = Prescaller is 4
	1X = Prescaller is 16



PIC18 Peripherals TMR4 Timer: Period Register





Timer 4 Setup

T4CON Register Format

bit 7							bit 0
-	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0

T4OUTPS<3:0>	Select Timer 4 Postscaler: $0000 = 1:1 \text{ Postscale}$ $0001 = 1:2 \text{ Postscale}$ $1111 = 1:16 \text{ Postscale}$
TMR4ON	Timer 4 On / Off Control: 0 = Timer 4 is Off 1 = Timer 4 is On
T4CKPS1	Select Timer 4 Prescaller: 00 = Prescaller is 1 01 = Prescaller is 4 1X = Prescaller is 16



Timer 2 Interrupts

RCON Register

TiE7R'S							bit 0
IPEN	-	-	~RI	~TO	~PD	~POR	~BOR

IPEN Interrupt Priority Level Enable:


1 = Enable Interrupt Priority Levels

0 = Disable Interrupt Priority Levels

INTCON Register

bit 7							bit 0
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF

GIE/GIEH	Global Interrupt Enable				
	IPEN=0	IPEN=1			
	1 = Enable Unmasked Interrupts	1 = Enables High Priority Interrupts			
	0 = Disable all interrupts	0 = Disables High Priority Interrupts			
PEIE/GIEL	Peripheral Interrupt Enable				
	IPEN = 0	IPEN = 1			
	1 = Enables Unmasked Peripheral	1 = Enables Low Priority Interrupts			
	Interrupts				
	0 = Disables Peripheral Interrupts	0 = Disables Low Priority Interrupts			



TMR2 Initialization Example


MICROCHIP 200° uS / 5 Khz high priority interrupt, 40 Mhz clock / 10 Mhz instruction clock:

```
T2CON = 0b00001101;
                           // 4:1 pre 2:1 postscale
   PR2 = 249;
                              250 count TMR2 period
                           // Enable Priority
   RCON = 0b10000000;
   PIE1 = 0b0000010;
                           // Enable TMR2 interrupt
   IPR1 = 0b0000010;
                           // TMR2 high priority
   PIR1bits.TMR2IF = 0;
                           // Optional to eliminate
   TMR2 = 0;
                           // first interrupt
   INTCON = 0b10000000;
                           // Turn on interrupts
10,000,000 / (4 (prescale) * 2 (postscale) * 250 (period)) = 5,000
  Khz or 200 uS period
```

Timer 2 ISR Example

MICROCHIP and Clear PIR1bits.TMR2IF:

```
void high_priority_interrupt(void){
      (PIR1bits.TMR2IF) {
   if
     PIR1bits.TMR2IF = 0;
     // execute Timer 2 service code here
   else if (<other high priority peripherals>){
     // Clear other peripheral bits
     // execute peripheral service code here
   else Reset(); // Hit interrupt without valid
          // flag - illegal condition so restart
```






PIC18 Peripherals CCP Module: Input Capture Mode

- Captures 16-bit TMR1 value when an event occurs on CCPx pin:
 - Every falling edge
 - Every rising edge
 - Every 4th rising edge
 - Every 16th rising edge
- Capture generates an interrupt



PIC18 Peripherals

CCP Module: Input Capture Mode (continued)





PIC18 Peripherals CCP Module: Output Compare Mode


- 16-bit CCPRx register value is compared to TMR1, and on match the CCPx pin is
 - Driven High/Low
 - Toggled
 - Unchanged
- Compare match generates interrupt
- Special event trigger clears TMR1 and can start A/D conversion



PIC18 Peripherals

CCP Module: Output Compare Mode

(continued)





CCP1 Setup

MICROC MASTE	# 7							bit 0
CCPICON		-	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0

DC1B1:DC1B0	(2) LSBs of PWM Duty Cycle
	PWM Mode -> (2) LSBs of a 10-bit Duty Cycle. The upper (8) bits
	(DC19:DC12) of the duty cycle are found in CCPR1L
	Capture/Compare Modes -> Unused
CCP1M3:CCP1M0	CCP1 Mode Selection
	0000 = Capture/Compare/PWM 1 Disable (resets CCP1 module)
	0001 = Reserved
	0010 = Compare Mode, Toggle CCP1 output on match
	0011 = Reserved
	0100 = Capture Mode, every falling edge
	0101 = Capture Mode, every rising edge
	0110 = Capture Mode, Every 4 th rising edge
	0111 = Capture Mode, Every 16 th rising edge
	1000 = Compare Mode, force CCP1 output High on match
	1001 = Compare Mode, force CCP1 output Low on match
	1010 = Compare Mode, CCP1 output unchanged
	1011 = Compare Mode, Trigger Special Event
	11XX = PWM Mode

Note: Pin defaults to '0' when capture mode is engaged



CCP2 Setup

MICROC MASTE	W t							bit 0
CCP2CON		-	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	ССР2М0

DC2B1:DC2B0	(2) LSBs of PWM Duty Cycle
	PWM Mode -> (2) LSBs of a 10-bit Duty Cycle. The upper (8) bits
	(DC29:DC22) of the duty cycle are found in CCPR2L
	Capture/Compare Modes -> Unused
CCP2M3:CCP2M0	CCP2 Mode Selection
	0000 = Capture/Compare/PWM 1 Disable (resets CCP2 module)
	0001 = Reserved
	0010 = Compare Mode, Toggle CCP2 output on match
	0011 = Reserved
	0100 = Capture Mode, every falling edge
	0101 = Capture Mode, every rising edge
	0110 = Capture Mode, Every 4 th rising edge
	0111 = Capture Mode, Every 16 th rising edge
	1000 = Compare Mode, force CCP2 output High on match
	1001 = Compare Mode, force CCP2 output Low on match
	1010 = Compare Mode, CCP2 output unchanged
	1011 = Compare Mode, Trigger Special Event
	11XX = PWM Mode


Note: Pin defaults to '0' when capture mode is engaged



10-bit

ADC

PIC18 Peripherals 10-bit ADC - Block Diagram



Up to 16 ch.

10-bit ± 1 LSb

Conversion during SLEEP

Internal Or External Reference

- Up to 25ksps
 - 34 ksps without channel change

PCFG2:PCFG0



A/D Setup ADCON0

CROC ASTE	di Z							bit 0
CON0		ADCS0	CSH2	CHS1	CHS0	GO_DONE	-	ADON

ADCS1:ADCS0	A/D Conversion Clock Select (A	ADCON1 contains ADCS2)
	ADCON1.ADCS2 = 0	ADCON1.ADCS2 = 1
Also	00 = FOSC/2	00 = FOSC/4
ADCON1 ADCS2	01 = FOSC/8	00 = FOSC/16
ADCONT ADCS2	10 = FOSC/32	00 = FOSC/64
	11 = Frc Internal RC Oscillator	11 = Frc Internal RC Oscillator
CH2:CH0	Analog Channel Select Bits	
	000 = Channel $0, AN0$	
	001 = Channel 1, AN1	
	010 = Channel 2, AN2	
	011 = Channel 3, AN3	
	100 = Channel 4, AN4	
	101 = Channel 5, AN5	
	110 = Channel 6, AN6	
	111 = Channel 7, AN7	
GO_DONE	A/D Conversion Status and Co	nversion Start
	1 = Conversion in progress, set this b	oit to start a conversion
	0 = Conversion complete, result in A	DRES, cleared by A/D converter
ADON	A/D Converter On / Off Selection	
	1 = Enables A/D Converter	
	0 = Disables A/D Converter	

02	
MICROCH	

A/D Setup ADCON1

MICROC MASTE	jų į							bit 0
ADCON1		ADCS2	1	-	PCFG3	PCFG2	PCFG1	PCFG0

ADFM	A/D R	esult	Form	at Se	lectio	n							
	1 = Rig	ght Ju	stified	d. (6)	MSB	s of ADRI	ESH are	' 0'					
	0 = Le	0 = Left Justified, (6) LSBs of ADRESL are '0'											
ADCS2	See A	DCO	NO fo	or Co	nver	sion Clo	ck Sele	ectio	n				
PCFG3:PCFG0	Analo	g Po	rt Co	nfig	uratio	on Contr	ol						
	<3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R	
	0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	VSS	8 / 0	
	0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	VSS	7 / 1	
	0010	D	D	D	Α	Α	Α	Α	Α	VDD	VSS	5 / 0	
	0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	VSS	4 / 1	
	0100	D	D	D	D	Α	D	Α	Α	VDD	VSS	3 / 0	
	0101	D	D	D	D	VREF+	D	Α	Α	AN3	VSS	2/1	
	011x	D	D	D	D	D	D	D	D	_	_	0/0	
	1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2	
	1001	D	D	Α	Α	Α	Α	Α	Α	VDD	VSS	6/0	
	1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	VSS	5 / 1	
	1011	D	D	Α	Α	VREF+	VREF-	· A	Α	AN3	AN2	4 / 2	
	1100	D	D	D	Α	VREF+	VREF-	- A	Α	AN3	AN2	3/2	
	1101	D	D	D	D	VREF+	VREF-	- A	Α	AN3	AN2	2/2	
	1110	D	D	D	D	D	D	D	Α	VDD	VSS	1 / 0	
	1111	D	D	D	D	VREF+	VREF-	- D	Α	AN3	AN2	1/2	




Configuring Inputs as Digital or Analog

- Pins defined as digital enable the digital input buffer
 - Avoid voltages that reside below V_{IH} and above V_{IL} to prevent excessive current
 - PORT pin reads reflect the pin state
- Pins defined as analog disable the digital input buffer
 - Any voltage below Vdd and above Vss is fine
 - PORT pin reads will always be '0'
- All pins (D or A) can be digital outputs




PIC18 Peripherals Analog Comparator Module




- Two Analog Comparators
- Programmable on-chip voltage reference
- Eight Programmable modes of operation
- Operates in SLEEP mode
- Generates interrupt / wake-up on output change
- Comparator output pin available



PICmicro MCU Peripherals Analog Comparator Module (continued)





- 24 or 32 step sizes
- Internal or External Voltage Reference
- Can be used as a D/A converter
- VREF can be directed to an output pin

Note: Check your device datasheet for availability



Comparator Setup

0	H. F							bit 0
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	СМО

C2OUT	Comparator 2 Output	Selection				
	C2INV = 0:	C2INV = 1:				
	1 = C2 Vin+ > C2 Vin-	1 = C2 Vin + < C2 Vin-				
	0 = C2 Vin + < C2 Vin	0 = C2 Vin + > C2 Vin-				
C1OUT	Comparator 1 Output	Selection				
	C1INV = 0:	C1INV = 1:				
	1 = C1 Vin+ > C1 Vin-	1 = C1 Vin+ < C1 Vin-				
	0 = C1 Vin+ < C1 Vin-	0 = C1 Vin+ > C1 Vin-				
C2INV	Comparator 2 Output	Inversion				
	1 = C2 Output inverted					
	0 = C2 Output not inverted	ed				
C1INV	Comparator 1 Output	Inversion				
	1 = C1 Output inverted					
	0 = C1 Output not inverte	ed				
CIS	Comparator 1 Input S	witch (when CM<2:0> = 110)				
	1 = C1 Vin- connects to RF5/AN10, C2 Vin- connects to RF3/AN8					
	1 = C1 Vin- connects to R	RF6/AN11, C2 Vin- connects to RF4/AN9				
CM<2:0>	Comparator Mode Sel	ection				
	See Comparator Mode Fi	gure				



ř	91 7							bit 0
J	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0

CVREN	Comparator Voltage Reference Enable
	1 = Enables CVREF Circuit, reference ON
	0 = Disables CVREF Circuit, reference OFF
CVROE	Comparator Output Enable
	1 = CVREF Voltage also driven onto RF5/CVREF pin
	0 = CVREF disconnected from RF5/CVREF pin
	Note: TRISF<5> must be set to a '1' (input)
CVRR	Comparator VREF Source Selection
	1 = 0.00 CVRSRC to 0.75 CVRSRC with CVRSRC/24 step
	1 = 0.25 CVRSRC to 0.75 CVRSRC with CVRSRC/32 step
CVR3:CVR0	Comparator VREF Value Selection
	When CVRR = 1
	CVREF = (CVR < 3:0 > /24) * CVRSRC
	When CVRR = 0
	CVREF = (0.25 + (CVR < 3:0 > /32)) * CVRSRC




PIC18 Peripherals Addressable USART (AUSART)

- Full-duplex Asynchronous Or Half-duplex Synchronous
- 9-bit Addressable mode
- Double-buffered transmit and receive buffers
- Separate transmit and receive interrupts
- Dedicated baud rate generator
- Max bit rates @ 40MHz
 - Asynchronous: 625 kbps / 2.5 Mbps
 - Synchronous: 10 Mbps





PIC18 Peripherals USART Block Diagram





UART Tx Setup

MICROC MASTE	J ų Į							bit 0
TXSTA	CVREN	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D

CSRC	Clock Source Selection (synch mode only)
	1 = Master mode, clock generated by internal BRG
	0 = Slave mode, clock derived from external
TX9	9-bit / 8-bit Mode Transmission Selection
	1 = 9-bit Transmission Format
	0 = 8-bit Transmission Format
TXEN	Transmit Enable (overridden by SREN/CREN in SYNC mode)
	1 = Transmitter Enabled
	0 = Transmitter Disabled
SYNC	Synchronous / Asynchronous Selection
	1 = Synchronous Mode
	0 = Asynchronous Mode
BRGH	High / Low Baud Rate Selection
	1 = High Speed Baud Rate, FOSC / 16
	0 = Low Speed Baud Rate, FOSC / 64
TRMT	Transmit Shift Register Status
	1 = Transmit Shift Register Empty
	0 = Transmit Shift Register Full
TX9D	9 th Bit of Transmit Data (valid only in 9-bit mode)
	Written before TXREG, used for parity or address/data



UART Rx Setup

MICROC MASTE	M Z							bit 0
RCSTA	SPEN	RXD	SREN	CREN	ADDEN	FERR	OERR	RX9D

SPEN	Serial Port Enable
	1 = Serial Port Enabled, Uses RX and TX as serial port pins
	0 = Serial Pore Disabled, RX and TX general purpose I/Os
RX9	9-bit / 8-bit Mode Reception Selection
	1 = 9-bit Reception Format
	0 = 8-bit Reception Format
SREN	Single Receive Enable (Synchronous Mode Only)
	1 = Enable a Single Receive
	0 = Disable Single Receive, cleared when reception completed
CREN	Continuous Receive Enable
	1 = Enables Receiver; Continuous Reception in Synch mode, overriding SREN
	0 = Disables Receiver in Asynchronous Mode, SREN controls Synch mode
ADDEN	Address Detect Enable
	1 = Enables 9-bit Address Detection, Interrupt and load RCREG when bit 9 is '1'
	0 = Disables Address Detection, all bytes received
FERR	Framing Error
	1 = Framing Error Occurred in this byte, clear by read RCREG + receive next byte
	0 = No Framing Error
OERR	Overrun Error
	1 = Overrun Error, cleared by clearing CREN
	0 = No Overrun Error
RX9D	9 th Bit of Received Data (valid only in 9-bit mode)
boz microcnip recrinology incorporated.	Read before TXREG, used for parity or address/data



UART Baud Rate Generator

- Separate Resource does not use any timers
- Divides (FOSC / 16 or 64) by 1 to 256



UART Buffers

- Load TXREG with byte to be transmitted
 - Buffer empty ONLY when PIR1bits.TXIF is set
- Read received byte from RCREG
 - Received data ONLY when PIR1bits.RCIF is set


```
void putchar(value){
   while (PIR1bits.TXIF == 0);// Wait for empty FIF0
   TXREG = value;
}
```



PIC18 Peripherals Master Synchronous Serial Port

- Operates in either SPITM or I²CTM mode
- SPI Mode
 - Programmable baud rate
 - Maximum baud rates (@ 40MHz)
 - Master: 10 Mbps
 - Slave: 2.5 Mbps Single Byte Tx
 - All four SPI modes supported (0,0;0,1;1,0;1,1)
- I²C Mode
 - Supports standard (100kHz), fast (400kHz), and Microchip's 1MHz I²C standards
 - Hardware Master/Slave implementation

SPI is a trademark of Motorola Semiconductor I²C is a trademark of Philips Semiconductors





MICROC MASTE	J uly							bit 0
SSPSTAT	SMP	CKE	D_A	Р	S	R_W	UA	BF

SMP	Input Sample Control
	1 = Input sampled at the end of data output time
	0 = Input sampled at the middle of data output time
CKE	Clock Edge Selection
	If CKP = 0 If CKP = 0
	1 = Data transmitted on SCLK rising edge 1 = Data transmitted on SCLK falling edge
	0 = Data transmitted on SCLK falling edge $0 = Data transmitted on SCLK rising edge$
D_A	Data / Address bit used ONLY in I2C mode, unused in SPI mode
Р	Stop bit used ONLY in I2C mode, unused in SPI mode
S	Start bit used ONLY in I2C mode, unused in SPI mode
R_W	Read / Write bit used ONLY in I2C mode, unused in SPI
UA	Update Address bit used ONLY in I2C mode, unused in SPI mode
BF	Buffer Full (Receive mode only)
	1 = Receive complete, SSBUF is full
	0 = Receive not complete, SSBUF is empty

OF THE PROPERTY OF THE PROPERT
unt

MSSP SPI Mode Setup Cont.

MICROC MASTE	W.F							bit 0
SSPCON1		SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0

WCOL	Write Collision Detection (Master Mode Only – Must be cleared in software)
	1 = The SSPBUF register was written while still transmitting a previous word
	0 = No write collision
SSPOV	Receive Overflow Indicator (Slave Mode Only – Must be cleared in software)
	1 = A new byte has been received from the master before the previous byte was read from
	SSPBUF. In case of overflow, the data is lost and SSPBUF must be read to clear overflow
	condition. Slave transmitter applications should also read SSBUF after each byte
	0 = No Slave Receive Overflow
SSPEN	Synchronous Serial Port Enable
	1 = Enables serial port and configures SCK, SDO, SDI and SS as serial port pins
	0 = Disables serial port; allows SCK, SDO SDI and SS to be used as general purpose I/Os
SCP	Clock Polarity Selection
	1 = Idle state for clock is a high level
	0 = Idle state for clock is a low level
SSPM3:SSPM0	Synchronous Serial Port Mode Selection
	0101 = SPI Slave Mode, Clock – SCLK, SS Control Disabled, SS is GPIO
	0100 = SPI Slave Mode, Clock = SCLK, SS Control enabled
	0011 = SPI Master Mode, Clock = Timer 2 Output / 2
	0010 = SPI Master Mode, Clock = FOSC/64
	0001 = SPI Master Mode, Clock = FOSC/16
	0000 = SPI Master Mode, Clock = FOSC/4
	NOTE: Other combinations used in I2C mode or reserved



PICmicro MCU Peripherals Parallel Slave Port

- Provides an 8-bit interface such that the PICmicro MCU may be used as a peripheral to a microprocessor
- Three I/O on PORTE act as Chip Select, Read, and Write lines
- PORTD is the data bus
- Separate read and write interrupts available
- Currently available on most 40-pin, 14-bit core devices






PICmicro MCU Peripherals Parallel Slave Port: MCU Interface

- Direct interface to 8-bit microprocessor data bus
- Asynchronous operation (to external world)
- Interrupt generated on external read or write operation on parallel port
- Uses Port D and Port E
 - Port D: Data bus
 - Port E: Control signals (read, write, and chip select)



PICmicro MCU Peripherals Parallel Slave Port: Block Diagram





Parallel Slave Port Setup

MICROC MASTE	jų į							bit 0
TRISE	IBF	OBF	IBOV	PSPMODE	-	TRISE2	TRISE1	TRISE0


IBF	Input Buffer Full Status 1 = A word has been received from the master into PORTD and is waiting to be read 0 = No word has been received from the master
OBF	Output Buffer Full Status 1 = The PORTD output buffer still holds a previously written word 0 = The PORTD output buffer has been read by the master and is now empty
IBOV	Input buffer Overflow Detect Status (Must Be Cleared In Software) 1 = The master wrote a byte before a previously written byte was read from PORTD 0 = No write overflow occurred
PSPMODE	Parallel Slave Port Mode Selection 1 = Enable Parallel Slave Port 0 = Disable Parallel Slave Port, PORTD and PORTE General Purpose I/Os
TRISE2:TRISE0	PORTE, Pins RE2:RE0 Direction Control 1 = RE x set to input 0 = RE x set to output



Special Features



New Oscillator Modes PIC18F452 Oscillator Block Diagram





PIC18 Special Features Programmable Low Voltage Detect

- Provides "Early Warning"
- Programmable internal or external reference
 - Up to 14 internal reference voltages (2 4.77V)
- Operates during SLEEP
 - Low Voltage condition wakes-up/interrupts
 MCU
- Software Controlled enable/disable
 - Useful for low power applications



PIC18 Special Features Programmable Brown-Out RESET

- Monitors operating voltage range
- Resets MCU when Vdd is below reference voltage
 - Deasserts RESET after Vdd is above reference voltage
 - Programmable internal reference
 - Up to 4 voltages (2.0, 2.7, 4.2, 4.5)
- Enabled via Configuration register




PIC18 Special Features Watchdog Timer (WDT)

- Recovers from software malfunction
- Resets MCU if not attended on-time
 - Software must clear it periodically (CLRWDT)
- Programmable period
 - 18 ms to 3.0 s typical
- Configuration controlled postscaler
- Enabled via Configuration register or Software



Watchdog Enhancements Block Diagram


- The watchdog can be programmed on and off in software
 - If Configuration bit WDTE = 1, the WDT cannot be turned off in software
 - If Configuration bit WDTE = 0, the software watchdog bit SWDTEN, can be used to enable/disable the WDOG timer
 - This is useful for applications that want to conserve power by turning off the WDT while in sleep or executing non-critical application code





PIC18 Special Features In-Circuit Serial ProgrammingTM

- Enhanced In-System Programming Method
- Uses only two pins to send/receive data
- Non-intrusive to normal operation
- Advantages of ICSPTM programming mode
 - Reduce cost of field upgrades
 - Calibrate and Serialize Systems during manufacturing
 - Reduce handling: Important for DIE and fine lead package





PICmicro Line Card

PICIOFXXX Product Migration



PIC18FXXX Product Line Card

							PICmicro® M	ICROCC	NTROLL	ER F	MILY PROD	DUCTS						
Product	Program Memory			EEPROM	Y	SP 8		Analog		Digital			0 4	- 17		П	A 40	9
	Bytos	OTP/ FLASH Words	ROM Words	Data Memory	RAM Bytos	NO Pins	Packages	8-Bit ADC Channels	Comparators	PWM 10-Bit	TimersWDT	Sertal I/O	Max. Speed WHz	ICSP**	BOR/ PBOR	PLVD	CCPV	Other Features
PIC18FXXX FU Switchable Osc	ASH MCLIS dilator Sou	: Upwardly roos, 25mA	Compatible Bource/Sir	e with PIC1 ik per IO (o	acacata) ordinus	10170 ()	700/PIC18000/PIC180	5MPICI2CO	OX,77 Instructi	ons, C-c	ompler Effalent in	etruction Set	Softwar	e Stack	Capabil	ty, Tab	la Read	MMHs, 10 MPS, 4xPLL,
PIC18F448*	16384 (FLASH)	8192x16 [FLASH]	-	256	768	34	40P, 44L, 44PT	B (10-bit)	2	1/1	3-16 bit, 1-8 bit, 1-WOT	AUSART/ MPO/SPV CAN 2:0B	40	2	J*P	J	1/1	Full CAN 2.88, 3 transmit buffers, 2 raceive buffers, 6 acceptable filers, 2 filter masks, ICD, PSP, Self-Pro- gramming
PIC18F452*	32768 (FLASH)	16384x16 [FLASH]		256	1536	34	40P; 44L, 44PT	B [10-bit]	1000	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ MI ² C/SPI	40	1	J.b	1	2	Self-Programming, PSP, ICD
PIC18F458*	32768 (FLASH)	16384x16 [FLASH]	-	258	1936	34	40P, 44L, 44PT	B (10-bit)	2	1/1	3-16 bit, 1-8 bit, 1-WOT	AUSART/ MPC/SPV CAN 2.0B	40	2	J.P	J	1/1	Full CAN 2.08, 3 transmit butters, 2 raceive butters, 6 acceptance filters, 2 filter masks, PSP, ICD, Suft-Pro- gramming.
PIC18F6620*	65536 (FLASH)	32768x16 [FLASH]	0.575	1024	3840	52	64PT	12 (10-bit)	2	5	3-16 bit, 2-8 bit, 1-WOT	2 AUSART/ MI ² C/SPI	40	2	.2P	2	5	PSP, Salf-Programming, ICO
PIC18F6720*	131072 (FLASH)	65636x16 [FLASH]	-	1024	3B40	52	64PT	12 (10-11)	2	5	3-16 bit, 2-8 bit, 1-WOT	2 AUSART/ MPC/SPI	40	1	J. P	1	5	PSP, Salf-Programming, ICO
PIC18F8620*	65536 (FLASH)	32768x16 [FLASH]	-	1024	3B40	68	B0PT	18 (10-bt)	2	5	3-16 bit, 2-8 bit, 1-WDT	2 AUSART/ MPC/SPI	40	70	J/P	₹	5	PSP, Salf-Programming, EWA, ICD
PIC18FB720*	131072 (FLASH)	65536x16 [FLASH]	-	1024	3B40	68	BOPT	16 (10-btf)	2	5	3-16 bit 2-8 bit, 1-WOT	2 AUSART/ MPC/SPI	40	1	J₽	1	5	PSP, Salf-Programming, EMA, ICD

Abbreviations:

ADC - Analog-to-Digital Converter AUSART - Addressable USART

BOR - Brown-out Detection/Reset

CAP - Capture

CCF - Capture/Compare/PWM

DAC = Digital-to-Analog Converter

3g = 3 Phosa PWMs

E2 = EEPROM (Reprogrammable)

ECCP - Enhanced Capture/Compare/PWM EMA - External Memory Addressing

PC = Inter-Integrated Circuit Bus

ICSP = In-Circuit Serial Programming ICD = In-Circuit Debug

LVD = Low Voltage Detection

LINXCVR - Local Interconnection Network Transceiver

MI²C/SPI = Master I²C/SPI

PBOR - Programmable Brown-Out Detection-Reset

PLVD = Programmable Low-Voltage Detection

PSP - Parallal Slave Port

PWM - Pulse Width Modulator

PSMC - Programmable Switch Mode Controller

SLAC - Slope A/D Converter, up to 16 bits

SMB - System Management Bus

SPI - Sarial Perigheral Interface.

USART - Universal Synchronous/Asynchronous Receiver/Transmitter

USB - Universal Sorial Bus

VHEF - Wittage Reference

WDT - Watchdog Timer

JP - Programmable

PIC1BF242*	16384 (FLASH)	8192x16 [FLASH]	-	256	788	23	28SP, 28SO	5 (10-bit)	-8	2	3-16 bt, 1-8 bt, 1-WDT	AUSARIT/ MPC/SPI	40	1	/P	1	2	Salf-Programming, ICD
PIC18F248*	16384 (FLASH)	8192x16 [FLASH]	-	256	708	23	28SP, 28SO	5 (10-bit)	1	31	3-16 bH, 1-8 bH, 1-WDT	AUSART/ MPC/SPV CAN 2.08	40	-	ZP	7	1	Pull CAN 20B, 3 transmit buffers, 2 receive buffers, 6 acceptable filters, 2 filter masks, ICD, Salf-Program- ming
PIC18F252*	32768 (FLASH)	16384x16 [FLASH]	- E	256	1536	23	28SP, 28SO	5 (18-bit)	-	2	3-16 bt, 1-8 bt, 1-WDT	AUSART/ MI ² C/SPI	40	7	ZP.	7	2	Salf-Programming, ICD
PIC18F258*		16384x16 (FLASH)	-	256	1536	23	285P, 295O	5 (10-bit)	+	2	3-16 tht, 1-8 tht, 1-WDT	AUSART/ MPC/SPV GAN 2.08	40		ZP.	1	t.	Pull CAN 20B, 3 transmit buffers, 2 receive buffers, 6 acceptance filers, 2 filer masks, ICD, Self-Program- ming
PIC18F442*	16384 (FLASH)	8192x16 [FLASH]	N T	256	768	34	40P, 44L, 44PT	8 (10-bit)	70	2	3-16 bt, 1-8 bit, 1-WDT	AUSART/ MI ² C/SPI	40	1	/P	1	2	Self-Programming, PSP, ICD





PICmicro 28/40 Pin Device Compatibility

PIN AND CODE COMPATIBILITY CHART (CONTINUED)

28-pin PICmicro® MCU Family

40-pin PICmicro® MCU Family







Future Products

							FUTUE	E MI	CROC	HIP	PROD	UCTS	5					
	PICmicro [®] MICROCONTROLLER (MCU) PRODUCTS																	
	Pro	gram Hemo	ry	EEPROM		-			Analog		Digital					100	4	
Product	Bytes	OTP/ FLASH Words	ROM Words	Data Memory Bytes	RAM Bytes		Packages	8-Bit ADC Channels	Comparators	PWN 10-Bit	Timers/WDT	Serial I/O	Max Speed MHz	ICSP™	BOR/ PBOR	PLVD	C CPY EC CP	Other Features
PIC18FXXX F	_	driver by the same	ty Comp	atible with	PIC180	SXPIC	12CXXXX, 4-12 Intern	upts, 200ns	Instruction E	wautton		, 25 mA so	rce/sin	k peri/O				
PIC16F87	(FLASH)	4096x14 (FLASH)	-	256	368	18	18P, 188O, 2088	-	2	1	2-8 bt, 1-16 bt, 1-WOT	AUSART	20	1	1	-	- 1	4 MHz Internal Oscillator, Self-Program- ming, ICO
PIC16F88	7168 (FLASH)	4096x14 (FLASH)	-	256	368	16	18P, 1980, 2088	4 (10-bit)	2	.1	2-8 bt, 1-16 bt, 1-WOT	AUSART	20	1	1	-	P	4.MHz internal Oscillator, Self-Program- ming, ICO
PIC16F818	1792 (FLASH)	1024x14 (FIASH)	-	128	128	16	18P, 1880	5 (10-bit)	2	1	1x16-bit, 2x8-bit, 1-WOT	12C/8PI	20	1	2	-	1	4MHz Internal Osellator, Self-Program- ming, ICD
P1C16F819	3584 (FLASH)	2048x14 (FLASH)	-	256	256	16	18P, 1880	5 (10-bit)		1	1x16-bit, 2x8-bit, 1-WDT	IFC/SPI	20	1	34	9	1	4MHz Internal Oscillator, Self-Program- ming, ICD
PIC18FXXX FL 25mA Source	ASH MCLE Sink per VC	: Upwardly , 10-12 MP	Compatit S	ole with PIC	TOWN.	PIC18	DOMPIC 16 COMPIC 12	C300X, 77 In:	structions, C-co	mpiler E	Molentinstructio	n Sat, Boftv	vare Star	k Capab	lity Tab	ia Read	Write, S	witchable Oscillator Sources, 4xPLL,
PIC18F2220	4096 (FLASH)	2048x16 (FLASH)	-	256	512	23	28P, 288O	10 (10-bit)	2	2	3-16 bit, 1-8 bit, 1-WoT	AUSART/ MPC/SPI	40	1	VP.	1	2	Salf-Programming, Low Power Modes, SMHz Infamal RC, ICD
PIC18F2320	8192 (FLASH)	4096x16 (FLASH)	57.0	256	512	23	288P, 289O	10 [10-bit)	2	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ MPC/SPI	40	1	JP	1	2	Salf-Programming, Low Power Modes, 8MHz Informal RC, ICD
PIC18F2331	8192 (FLASH)	4096x16 (FLASH)	-	128	512	22	288P, 289O	5 (10-bit)	7	2-10 tit 1-3q	1-8 bt, 3-16 bt, 1-WUT	AUSART/ MI ² C/SPI	40	1	/P	1	2	Internal Oscillator, Salf-Programming, 3-ch, 12-bit Motor PWM, 2-ch Quadfa- ture Ehcoder, ICO
PIC18F2431	16384 (FLASH)	8192x16 (FLASH)	-	256	768	22	288P, 289O	5 (10-bit)	=	2-10 bit 1-3q	1-8 bt, 3-16 bt, 1-WDT	AUSART/ MPC/SPI	40	1	2P	1	2	Internal Oscillator, Salf-Programming, 3-ch, 12-bit Motor PWM, 2-ch Quadfa- ture Bhooder, ICO
PIC18F4220	4096 (FLASH)	2048x16 (FLASH)	-	256	512	34	48P, 44PT	13 (10-bit)	26	2	3-16 bit, 1-8 bit, 1-WOT	AUSART/ MPC/SPI	40	1	ZP.	2	1/1	Self-Programming, PSP, Low Power Modes, 8 MHZ informal RC, ICD
PIC18F4320	8192 (FLASH)	4096x16 (FLASH)		256	512	34	40P, 44PT	13 [10-bit)	2	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI	40	1	PP	1	1/1	Salf-Programming, PSP, Low Power Modes, 8 MHZ Informal RC, ICD
PIC18F4331	8192 (FLASH)	4096x16 (FLASH)	-	128	512	34	40P, 44PT	9 (10-bit)	=	2-10 bit 1-4q	1-8 bt, 3-16 bt, 1-WDT	AUSART/ MI ² C/SPI	40	7	/P	1	2	Internal Oscillator, Saft-Programming, 4-ch, 12-bit Motor PWM, 2-ch Quadra- ture Breoder, ICO
PIC18F4431	16384 (FLASH)	8192x16 (FLASH)	-	256	768	34	40P, 44PT	9 (10-bit)	=	2-10 bit 1-4g	1-8 bt, 3-18 bt, 1-WDT	AUSART/ MI ² C/SPI	40	1	ZР	1	2	Internal Oscillator, Salf-Programming, 4-ch, 12-bit Motor PWM, 2-ch Quadra- ture Encoder, ICO