ENEL 617 WINTER 2017 PROJECT REPORT

MILLIMETER-WAVE DOUBLE BALANCED GILBERT MIXER POUYAN KESHAVARZIAN

April 17, 2017

Contents

1 (lossary	4
2]	ROJECT MOTIVATION	5
2	1 Radar Theory of Operation	5
3 I	lixer Theory of Operation	7
_	1 Basic Principle	7
	2 RF Port Matching	7
	3 IF Port Matching	7
	4 Conversion Gain	8
٠	4 Conversion Claim	
4]	esign Variations and Final Circuit Schematic	9
4	1 Circuit Schematic	9
		10
	O I	11
		11
		11
	v	11
		11
		13
Ę	5 P1dB & IP3	13
<i>c</i> 1	viscussion	11
		14 14
(1 Future improvements	14
7]	eferences	14
		15
		15
	•	15
	ů	16
		16
		17
		17
1	.7 S22	18
Lis	t of Figures	
1	Radar Transceiver Block Diagram	5
2	Mixer Theory	7
3	Final Design	9
4		11
Ę		11
(12
7		12
		13
ç		15
1		15
]	•	16
]	ů	16
1		17
1		17
]		18
-		

List of Tables

1	Mixer Design Goals
2	Experiment Results-I

1 Glossary

2 PROJECT MOTIVATION

In this project, I present a double balanced mixer that would be used as part of a BPSK Modulator circuit to generate a spread spectrum radar waveform in the automotive frequency band (77-81 GHz). A similar modulator that uses a double-balanced mixer is described in [CITE]. The original design benchmarks for this mixer and the achieved final results are outlined in Table 1.

Parameter	Original	Achieved
Supply Voltage	1.8V	0.85V
Power Consumption	$5 \mathrm{mW}$	$pprox 4.8 \mathrm{mW}$
Gain (dB)	5	pprox -13 dB
Input Match	50Ω	$45.5 + j0.1\Omega$
Output Match	730Ω	$48.9 + j0.1\Omega$
NF	10dB	$\approx 16 \; \mathrm{dB}$
P1dB	_	$\approx 1.5 dB$
IP3	_	$\approx 9.5 dB$

Table 1: Mixer Design Goals

The original values were generated based on a few simple simulations/calculations and a power budget provided by Dr. Belostotski. The power budget was the control variable that I set as an absolute requirement. Once the Id-gm characteristics were understood from simulation, the gain estimate was calculated using the following equation.

$$G = \frac{2}{\pi} \frac{R_L}{R_s + \frac{1}{g_m}};\tag{1}$$

The exact values including plots for the final results will be clearly outlined. Furthermore, deviations from original to achieved results will be described in detail. A different design topology was used in the final design than in the original biased circuit used to calculate the conversion gain. Some targets (such as output impedance) were changed intentionally (for practical purposes) while other values were adjusted based on non-ideal aspects of the circuit. A

derivation of Equation 1 will be provided in the theory of operation section. A suitable value of R_L was chosen based on biasing and achieving high gain. This value, and others, deviate greatly from the final design. A thorough explanation of the reasons for deviating are provided. The interest in this particular-type of radar stems from spread-spectrum technology's built in interference rejection, which is an indispensable feature for automotive radar. This type of radar has recently been demonstrated in SiGe technology [CITE]. 65nm technology is chosen because the Figure of Merit, $f_T \approx 160 GHz$, making it suitable for this millimeter-wave application.

2.1 Radar Theory of Operation

To demonstrate how this mixer could be used in a practical application, the theory of the type of A simplified block diagram radar is discussed. of an example spread spectrum ranging system is shown in Figure 1. The BPSK modulator is used to spread the carrier with a pseudorandom The parameters of the code, which govcode. ern the LO mixing frequency, are designed to provide an adequate range resolution within the context of automotive radar. The achievable range resolution of the radar system is related to the chip rate (mixer LO) of the code through Equation 2.

$$d_{min} \le \frac{c}{2f_c} \tag{2}$$




Figure 1: Radar Transceiver Block Diagram

Therefore to achieve a 10cm range resolution a chip rate of 1.5GHz is chosen. The rest of the code can be designed by choosing the appropriate length.

$$T_p = \frac{N}{f_c} \tag{3}$$

and then achievable unambiguous range of the radar becomes

$$d_{max} \le \frac{c}{2T_p} \tag{4}$$

Since the code is pseudorandom, the LO frequency could be any integer division of 1.5GHz i.e 0.75GHz, 0.5GHz etc. For the purposes of design we will simulate with just a 1.5GHz signal to demonstrate the maximum bandwidth of operation.

3 Mixer Theory of Operation

3.1 Basic Principle

The Gilbert Cell is a linear time-varying circuit. The concept behind this circuit is intuitive. The RF transistors act as transconductance amplifiers which change the input voltage to a current. The differential ports act as switches that commutate the output. This creates the time-domain multiplication function. Figure 2 demonstrates this concept.




Figure 2: Mixer Theory

Since the Gilbert Cell is a double balanced i.e. both RF and LO inputs are differential, the feedthroughs get subtracted out at IF therefore there should be very little of the RF and LO frequencies at the output.

3.2 RF Port Matching

Originally, as mentioned, the RF port was going to be matched with a 50 ohm source resistor. After understanding that the matching of this circuit could be designed using the same methodology as a source-degenerated LNA topology and also encountering voltage headroom problems, it became apparent that using source and gate inductors to match was the best option. The source inductor is used to match to 50 ohm and the source and gate inductors combined are used to resonate out C_{qs} (and in the case of high frequency many other parasitics).

$$50\Omega = \omega_T L s \tag{5}$$

$$\frac{1}{w(sC_{gs} + C_{others})} = \omega(L_s + L_g) \tag{6}$$

For 65nm technology $\omega_T \approx 2\pi \times \omega_T$ REF. This is derived by assuming that impedance looking into the common gate (LO) stage is high, it also ignores all other capacitances and g_ds of RF transistors.

This method is greatly oversimplified for an 80GHz circuit, seeing as there are parasitic capacitances and finite output resistance. Therefore an attempt is made to create an improved input impedance model. Then initial values are calculated using both models. After the simulated values are finalized there is a discussion outlining whether the improved model was useful.

3.3 IF Port Matching

The output matching circuit was originally conceived to be resistive. Again, after I actually learned how to design this circuit, it became clear that an LC tank was required. Therefore the tank was designed to resonate at the desired frequency and the resistive load chosen to meet the output impedance requirement. As will be discussed in the simulation section, none of these values were as expected because of finite g_{ds} and parasitics.

3.4 Conversion Gain

4.1 Circuit Schematic




Figure 3: Final Design

9

At first the circuit was designed with a 1.8V power supply and a current mirror for biasing as seen in figure X. However, this topology was causing many problems. First of all, node X had to be maintained at ≈ 0.4 V for the current mirror to function properly. This was causing a lot of problems because of voltage headroom and being able to design for a V_{od} of ≈ 0.1 V while also staying under the power budget of 5mW. Therefore after (many weeks) of using that topology, I realized I could scrap the current mirror and lower the voltage. An LC tank was also added to increase voltage headroom and it later became apparent that those components would also be required for output matching because of all the parasitics present. This then allowed me to increase the widths of the transistor, therefore increases the transconductance while still staying below the allotted power budget. The original transconductance was around 5mA/V while, as mentioned, the overdrive voltage was around 50mV (not good). After the supply voltage/topology change was implemented the transconductance achieved was WHAT NUMBA as shown in table BLAH At first, an output resistance of 730 Ω was chosen to give approximately 5dB of gain based on fig REF. However, it was decided that it would be unusual to have such a high output impedance since in practice this device would need to interface with other components (PA). Therefore the target was reduced to 50 Ω . The reduction in gain was somewhat compensated by the fact that I was now able to get a bigger gm with the reduced power supply.

5 Simulated Results

Table 2: Experiment Results-I

(a) RF Transistors

Parameter	Value
I_D	2.819mA
C_{gs}	9.468fF
C_{gd}	3.613fF
g_m	$14.94 \mathrm{mA/V}$
g_{ds}	$2.94 \mathrm{mA/V}$
V_{ds}	331mV
V_{gs}	646mV
V_{th}	414mV

(b) LO Transistors

Parameter	Value
I_D	1.409mA
C_{gs}	8.754fF
C_{gd}	3.216fF
g_m	$12.18 \mathrm{mA/V}$
g_{ds}	$1.38 \mathrm{mA/V}$
V_{ds}	$510 \mathrm{mV}$
V_{gs}	511mV
V_{th}	$402 \mathrm{mV}$

Overdrive voltage for LO transistors was lower than RF transistors. This is because it was important that the LO transistors would fall into Triode and Cutoff when Max/Min LO was used and the overdrive voltage for the RF transistors was designed high to get high transconductance while still remaining in saturation.

5.1 Transistor Biasing and Power Consumption

5.2 Conversion Gain




Figure 4: Swept Gain for Lo and Hi IF

5.3 Input and Output Matching

5.3.1 Theory

As previously discussed, the source degenerated topology input impedance is defined by the simple circuit seen below.




Figure 5: Simplified Input Impedance

From this model, Initial values of 50pH and 370pH are picked based on the simulated bias value of C_{gs} . Now, if we were to use the improved model of input impedance than we choose. After itterative simulation the values OF VALUES were picked. Which model was more accurate!

5.3.2 Results

Excellent matching is achieved as shown in Figure 6




Figure 6: Final Return Loss of RF Port




Figure 7: Final Return Loss of IF Port

The matching for the LO ports is simply done with 2 50Ω resistors. Simulations showed almost infinitely small return loss as expected.

5.4 Noise Figure




Figure 8: Final NF

5.5 P1dB & IP3

Write some stuff about this...

- 6 Discussion
- 6.1 Future Improvements
- 7 References

A Cadence Simulation Plots

A.1 Conversion Gain




Figure 9: Conversion Gain Cadence

A.2 RMS Spectrum




Figure 10: RMS Spectrum Cadence

A.3 Noise Figure




Figure 11: Noise Figure Cadence

A.4 P1dB




Figure 12: P1dB Cadence

A.5 IP3




Figure 13: IP3 Cadence

A.6 S11




Figure 14: RF Port Match

A.7 S22




Figure 15: IF Port Match