

Kokkos/C++ training

Measuring memory bandwidth

Pierre Kestener

December 11-13th, 2023, Cerfacs, Toulouse

Funded by the European Union

About memory bandwidth

- There are two main metrics for measuring numerical computing power of an algorithm implementation :
  - **FLOPS** : Floating point Operations per seconds
  - **BW** : memory bandwidth (amount or Read and Write operations, to/from main memory) in Gbytes per seconds.
- **Memory bandwidth** is often considered as more important, because it is often the main bottleneck ; or at least it drives the sotfware optimization refactoring for performance optimization
- What we want to do here is twofold :
  - How to determine the maximum/peak **memory bandwidth** of a given hardware architecture ?
  - Use a very simple example (saxpy) to **measure bandwidth** on a CPU system and a GPU system.

Memory bandwidth of a CPU/GPU system

These are numbers for very old hardware, but you will get the idea :

- **CPU-GPU link**, Pci-express bus x16, Gen2 :
  $BP = 16 * 2 * 250$MBytes/s = **8 GBytes/s**
- **CPU-local** : DDR memory ($f = 266$MHz)
  BP= $266 * 10^6$*4 (transferts/cycle) * 8 (bytes) = **8.5 GBytes/s**
- **GPU-local (carte GTX280)** : 512-bit bus, DDR@$f = 1100$MHz,
  BP= $2 * 1100 * 10^6$(transferts/s) * 512/8 (bytes/transfert)= **140 GBytes/s**



Evaluating Peak Memory bandwidth

How to determine the **peak** hardware memory bandwidth of your compute platform ?

- **Multicore CPU** (e.g. Intel Skylake) :
  - Memory type ? e.g. DDR4-2666
  - Number of channels ? e.g. 6
  - Max BW = # NbOfChannel $\times$ Frequency(GHz) $\times$ BusWidth/8 (Bytes) $\times$ # NbOfSockets
  - e.g. on TGCC/IRENE, BW $= 6 \times 2.6 \times 64/8 \times 2 = 256$ GBytes per node
- **Manycore CPU** (e.g. Intel KNL) :
  - depends on HBM configuration (CACHE, FLAT, HYBRID)
  - e.g. KNL on TGCC/IRENE configured in CACHE mode, BW $\geqslant$ 400 GBytes/s
- **NVIDIA GPU** (e.g. Pascal P100) :
  - Use CUDA SDK `deviceQuery` to retrieve hardware spec (**TODO as an exercise**).
  - # Memory Clock rate : 715 Mhz
  - # Memory Bus Width : 4096-bit
  - $BW = 732.1$ Gbytes/s
- **NVIDIA GPU** (e.g. Pascal V100) :
  - $BW = 898.0$ Gbytes/s

Evaluating Peak Memory bandwidth on `kraken`

- As an exercise, we will measure bandwidth on a computing node of `kraken`
- just follow the instructions in the readme
- let see how performant the `saxpy` implementation can be on CPU and on the GPU.

Going further : the roofline model

Goal : making sense of performance measurement, assessing the need for refactoring for optimization

- an increasingly large diversity of architectures
- software challenges to use new architectures :
  - refactoring (when ? where ?) ; avoid sub-optimal use of hardware/software
  - optimization strategies
- **Roofline model :** a simple way of characterizing hardware performances
  Each algorihm implementation is characterized by
  - **arithmetic intensity (FLOPS/Bytes) :** number of FLOP per bytes read/write from external memory
  - **effective memory bandwidth (GB/s) :** data moved to/from external RAM



reference : http://www.nvidiacodesignlab.ethz.ch/news/CoDesignLabWorkshop2013_Rossinelli_Roofline.pdf

Going further : the roofline model

Goal : making sense of performance measurement, assessing the need for refactoring for optimization



- it visually relates hardware with software
- Performance = min (Peak Bandwidth * Arith Intensity, Peak Flops)

reference : http://www.nvidiacodesignlab.ethz.ch/news/CoDesignLabWorkshop2013_Rossinelli_Roofline.pdf

About roofline model



- Understand inherent hardware limitations
- Show priority of optimization

references :
http ://lorenabarba.com/news/fast-multipole-method-in-the-exascale-era/
http ://icpp2013.ens-lyon.fr/GPUs-ICPP.pdf

Roofline model, HLRS Training, Nodel-Level Performance Engineering, June 2023

About roofline model



- Understand inherent hardware limitations
- Show priority of optimization

references :

http ://lorenabarba.com/news/fast-multipole-method-in-the-exascale-era/

http ://icpp2013.ens-lyon.fr/GPUs-ICPP.pdf

Roofline model, HLRS Training, Nodel-Level Performance Engineering, June 2023