# Unit-4

# **Cache Memory in Computer Organization**

# 1. Memory


A memory is just like a human brain. It is used to store data and instructions. Computer memory is the storage space in the computer, where data is to be processed and instructions required for processing are stored. The memory is divided into large number of small parts called cells. Each location or cell has a unique address, which varies from zero to memory size minus one. For example, if the computer has 64k words, then this memory unit has  $64*2^{10} = 64*1024 = 65536$  memory locations. The address of these locations varies from 0 to 65535.

Memory is primarily of three types -

- Cache Memory
- Primary Memory/Main Memory
- Secondary Memory

# 2. Memory Hierarchy

In the Computer System Design, Memory Hierarchy is an enhancement to organize the memory such that it can minimize the access time. The Memory Hierarchy was developed based on a program behavior known as locality of references. The figure below clearly demonstrates the different levels of memory hierarchy:



**MEMORY HIERARCHY DESIGN** 

### Levels of memory:

# Level 1 or Register -

It is a type of memory in which data is stored and accepted that are immediately stored in CPU. Most commonly used register is accumulator, Program counter, address register etc.

# Level 2 or Cache memory –

It is the fastest memory which has faster access time where data is temporarily stored for faster access.

# Level 3 or Main Memory -

It is memory on which computer works currently. It is small in size and once power is off data no longer stays in this memory.

# Level 4 or Secondary Memory –

It is external memory which is not as fast as main memory but data stays permanently in this memory.

This Memory Hierarchy Design is divided into 2 main types:

# 1. External Memory or Secondary Memory -

Comprising of Magnetic Disk, Optical Disk, Magnetic Tape i.e. peripheral storage devices which are accessible by the processor via I/O Module.

### 2. Internal Memory or Primary Memory -

Comprising of Main Memory, Cache Memory & CPU registers. This is directly accessible by the processor.

The following characteristics of Memory Hierarchy Design from above figure:

# a. Capacity:

It is the global volume of information the memory can store. As we move from top to bottom in the Hierarchy, the capacity increases.

# b. Access Time:

It is the time interval between the read/write request and the availability of the data. As we move from top to bottom in the Hierarchy, the access time increases.

# c. Performance:

Earlier when the computer system was designed without Memory Hierarchy design, the speed gap increases between the CPU registers and Main Memory due to large difference in access time. This results in lower performance of the system and thus, enhancement was required. This enhancement was made in the form of Memory Hierarchy Design because of which the performance of the system increases. One of the most significant ways to increase system performance is minimizing how far down the memory hierarchy one has to go to manipulate data.


# d. Cost per bit:

As we move from bottom to top in the Hierarchy, the cost per bit increases i.e. Internal Memory is costlier than External Memory

# 3. Cache Memory:-

Cache Memory is a semiconductor memory. It is used to speed up and synchronizing with high-speed CPU. Cache memory is an extremely fast type that acts as a buffer between RAM and the CPU. Cache memory is costlier than main memory or disk memory but economical than CPU registers.

It holds frequently requested data and instructions so that they are immediately available to the CPU when needed. Cache memory is used to reduce the average time to access data from the Main memory. The cache is a smaller and faster memory which stores copies of the data from frequently used main memory locations. There are various different independent caches in a CPU, which store instructions and data.



Note:- A word is a group of bits where a memory unit stores binary information. A word with group of 8 bits is called a byte

Fig: - cache memory

# **Advantages**

The advantages of cache memory are as follows -

- Cache memory is faster than main memory.
- It consumes less access time as compared to main memory.
- It stores the program that can be executed within a short period of time.
- It stores data for temporary use.

# Disadvantages

The disadvantages of cache memory are as follows -

- Cache memory has limited capacity.
- It is very expensive.
- Cache memory is volatile memory.

# Cache operation

- · CPU requests contents of memory location
- · Check cache for this data
- If present, get from cache (fast)
- If not present, read required block from main memory to cache
- · Then deliver from cache to CPU
- · Cache includes tags to identify which block of main memory is in each cache slot

### 4. Cache Performance:

When the processor needs to read or write a location in main memory, it first checks for a corresponding entry in the cache.

- If the processor finds that the memory location is in the cache, a cache hit has occurred and data is read from cache
- If the processor does not find the memory location in the cache, a cache miss has
  occurred. For a cache miss, the cache allocates a new entry and copies in data from
  main memory, and then the request is fulfilled from the contents of the cache.

The performance of cache memory is frequently measured in terms of a quantity called Hit ratio

# Hit ratio = hit / (hit + miss) = no. of hits/total accesses

We can improve Cache performance using higher cache block size, higher associability, reduce miss rate, reduce miss penalty, and reduce the time to hit in the cache.

Cache hit Data found in cache. Results in data transfer at maximum speed.

Cache miss Data not found in cache. Processor loads data from M and copies into cache.


This results in extra delay, called miss penalty.

Hit ratio = percentage of memory accesses satisfied by the cache.

Miss ratio = 1-hit ratio

# Cache Line

Cache is partitioned into lines (also called blocks). Each line has 4-64 bytes in it. During data transfer, a whole line is read or written. Each line has a tag that indicates the address in M from which the line has been copied.



Cache hit is detected through an associative search of all the tags. Associative search provides a fast response to the query:

"Does this key match with any of the tags?"

Data is read only if a match is found. Index Tag Data 0 2 ABC 1 0 DEF

# Estimating Average Memory Access Time


Single level cache

### Average memory access time = Hit time + Miss rate x Miss Penalty

Assume that Hit time = 5 ns Miss rate (1-H) = 10% Miss penalty = 100 ns. The average memory access time = 5+[(10/100)\*100]=15 ns.

# 5. Memory Organization in Computer Architecture-

On this basis, the memory organization is broadly divided into two types-



- 1. Simultaneous Access Memory Organization
- 2. Hierarchical Access Memory Organization


# 1. Simultaneous Access Memory Organization-

In this memory organization,

- All the levels of memory are directly connected to the CPU.
- Whenever CPU requires any word, it starts searching for it in all the levels simultaneously.

# Example-01:

Consider the following simultaneous access memory organization-



Here, two levels of memory are directly connected to the CPU.

#### Let-

- T1 = Access time of level L1
- S1 = Size of level L1
- C1 = Cost per byte of level L1
- H1 = Hit rate of level L1

Similar are the notations for level L2.

#### **Average Memory Access Time-**

Average time required to access memory per operation

$$= H1 \times T1 + (1 - H1) \times H2 \times T2$$

$$= H1 \times T1 + (1 - H1) \times 1 \times T2$$

$$= H1 \times T1 + (1 - H1) \times T2$$

#### **Important Note**

In any memory organization,


The data item being searched will definitely be present in the last level.

Thus, hit rate for the last level is always 1.

#### **Average Cost Per Byte-**

= 
$$\{C1 \times S1 + C2 \times S2\}/\{S1 + S2\}$$
  
Example-02:

Consider the following simultaneous access memory organization-



Here, three levels of memory are directly connected to the CPU.

#### Let-

- T1 = Access time of level L1
- S1 = Size of level L1
- C1 = Cost per byte of level L1
- H1 = Hit rate of level L1

Similar are the notations for other two levels.

### **Average Memory Access Time-**

Average time required to access memory per operation

$$= H1 \times T1 + (1 - H1) \times H2 \times T2 + (1 - H1) \times (1 - H2) \times H3 \times T3$$

$$= H1 \times T1 + (1 - H1) \times H2 \times T2 + (1 - H1) \times (1 - H2) \times 1 \times T3$$

$$= H1 \times T1 + (1 - H1) \times H2 \times T2 + (1 - H1) \times (1 - H2) \times T3$$

#### **Average Cost Per Byte-**

$$= \{ C1 \times S1 + C2 \times S2 + C3 \times S3 \} / \{ S1 + S2 + S3 \}$$

### 2. Hierarchical Access Memory Organization-

In this memory organization, memory levels are organized as-

- Level-1 is directly connected to the CPU.
- Level-2 is directly connected to level-1.
- Level-3 is directly connected to level-2 and so on.

#### Whenever CPU requires any word,

- It first searches for the word in level-1.
- If the required word is not found in level-1, it searches for the word in level-2.
- If the required word is not found in level-2, it searches for the word in level-3 and so on.

## Example-01:

Consider the following hierarchical access memory organization-



Here, two levels of memory are connected to the CPU in a hierarchical fashion.

Let-

- T1 = Access time of level L1
- S1 = Size of level L1
- C1 = Cost per byte of level L1
- H1 = Hit rate of level L1

Similar are the notations for level L2.

#### Average Memory Access Time-


Average time required to access memory per operation

#### **Average Cost Per Byte-**

$$= \{ C1 \times S1 + C2 \times S2 \} / \{ S1 + S2 \}$$

### Example-02:

Consider the following hierarchical access memory organization-



Here, three levels of memory are connected to the CPU in a hierarchical fashion.

Let-

- T1 = Access time of level L1
- S1 = Size of level L1
- C1 = Cost per byte of level L1
- H1 = Hit rate of level L1

Similar are the notations for other two levels.

### **Average Memory Access Time-**

Average time required to access memory per operation

$$= H1 \ x \ T1 \ + (1 \ - \ H1) \ x \ H2 \ x \ (T1 \ + \ T2) \ + \ (1 \ - \ H1) \ x \ (1 \ - \ H2) \ x \ H3 \ x \ (T1 \ + \ T2 \ + \ T3)$$

$$= H1 \times T1 + (1 - H1) \times H2 \times (T1 + T2) + (1 - H1) \times (1 - H2) \times 1 \times (T1 + T2 + T3)$$

$$= H1 \times T1 + (1 - H1) \times H2 \times (T1 + T2) + (1 - H1) \times (1 - H2) \times (T1 + T2 + T3)$$

#### **Average Cost Per Byte-**

### PRACTICE PROBLEMS BASED ON MEMORY ORGANIZATION-

### Problem-01:


What is the average memory access time for a machine with a cache hit rate of 80% and cache access time of 5 ns and main memory access time of 100 ns when-

- 1. Simultaneous access memory organization is used.
- 2. Hierarchical access memory organization is used.

### **Solution-**

### <u>Part-01: Simultaneous Access Memory</u> <u>Organization-</u>

The memory organization will be as shown-



Average memory access time

$$= H1 \times T1 + (1 - H1) \times H2 \times T2$$

$$= 0.8 \times 5 \text{ ns} + (1 - 0.8) \times 1 \times 100 \text{ ns}$$


$$= 4 \text{ ns} + 0.2 \times 100 \text{ ns}$$

$$= 4 \text{ ns} + 20 \text{ ns}$$

 $= 24 \, \text{ns}$ 

# Part-02: Hierarchical Access Memory Organization-

The memory organization will be as shown-



Average memory access time

$$= H1 \times T1 + (1 - H1) \times H2 \times (T1 + T2)$$

$$= 0.8 \times 5 \text{ ns} + (1 - 0.8) \times 1 \times (5 \text{ ns} + 100 \text{ ns})$$

$$= 4 \text{ ns} + 0.2 \times 105 \text{ ns}$$

$$= 4 \text{ ns} + 21 \text{ ns}$$

$$= 25 \, \text{ns}$$


# Problem-02:

A computer has a cache, main memory and a disk used for virtual memory. An access to the cache takes 10 ns. An access to main memory takes 100 ns. An access to the disk takes 10,000 ns. Suppose the cache hit ratio is 0.9 and the main memory hit ratio is 0.8. The effective access time required to access a referenced word on the system is \_\_\_\_\_ when-

- 1. Simultaneous access memory organization is used.
- 2. Hierarchical access memory organization is used. Solution-

### Part-01:Simultaneous Access Memory Organization-

The memory organization will be as shown-



# Effective memory access time

$$= H1 x T1 + (1 - H1) x H2 x T2 + (1 - H1) x (1 - H2) x H3 x T3$$


$$= 0.9 x 10 ns + (1 - 0.9) x 0.8 x 100 ns + (1 - 0.9) x (1 - 0.8) x 1 x 10000 ns$$

$$= 9 ns + 8 ns + 200 ns$$

$$= 217 ns$$

### Part-02: Hierarchical Access Memory Organization-

The memory organization will be as shown-




# Effective memory access time

- $= H1 \times T1 + (1 H1) \times H2 \times (T1 + T2) + (1 H1) \times (1 H2) \times H3 \times (T1 + T2 + T3)$
- $= 0.9 \times 10 \text{ ns} + (1 0.9) \times 0.8 \times (10 \text{ ns} + 100 \text{ ns}) + (1 0.9) \times (1 0.8) \times 1 \times (10 \text{ ns} + 100 \text{ ns})$
- = 9 ns + 8.8 ns + 202.2 ns
- = 220 ns

#### **Problem**

#### Gate 2016

A file system uses an in-memory cache to cache disk blocks. The miss rate of the cache is shown in the figure. The latency to re rom the cache is 1 ms and to read a block from the disk is 10 ms. Assume that the cost of checking whether a block exists in the cache is negligible. Available cache sizes are in multiples of 10 MB.



The smallest cache size required to ensure an average read latency of less than 6 ms is \_\_\_\_\_ MB.

**(A)** 10 **(B)** 20

(C) 30 (D) 40

#### Answer: (C)

Explanation: When CPU needs to search for data, and finds it in cache, it's called a HIT, else wise MISS. If data is not found in the ache, then CPU searches it in main memory.

Consider x to be MISS ratio, then (1-x) would be HIT ratio.

Whenever there is hit, latency is 1ms and 10ms upon miss.

Time to read from main memory(disk) for all misses = x \* 10 ms

Time to read for all hits from cache = (1-x)\*1 ms

Average time: 10x + 1 - x = 9x + 1

As asked in the question, average read latency should be less than 6 ms.

9x + 1 < 6

9x < 5

x < 0.5556

than 6 ms is 30 MB.

#### **GATE 2014**

The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.9. The average memory access time (in nanoseconds) in executing the sequence of instructions is \_

**(A)** 1.26

**(B)** 1.68

```
(C) 2.46 (D) 4.52
```

#### Answer: (B)

**Explanation**: The question is to find the time taken for, "100 fetch operation and 60 operand red operations and 40 memory operand write operations"/"total number of instructions".

### Total number of instructions= 100(read)+60(read)+40(write) =200

```
Time taken for 100 fetch operations(fetch =read)
miss radio=1-hit rate
```

= 100\*((0.9\*1) + (0.1\*5)) // 1 corresponds to time taken for read when there is cache hit 0.9 is cache hit rate

= 140 ns

```
Time taken for 60 read operations = 60*((0.9*1)+(0.1*5)) = 84ns
Time taken for 40 write operations = 40*((0.9*2)+(0.1*10)) = 112 ns
```

// Here 2 and 10 the time taken for write when there is cache hit and no cahce hit respectively

So, the total time taken for 200 operations is = 140+84+112 = 336ns

Average time taken = time taken per operation = 336/200 = 1.68 ns

.

### Cache Line | Cache Line Size | Cache Memory

Computer Organization and Architecture

# **Cache Memory-**

Before you go through this article, make sure that you have gone through the previous article on **Cache Memory**.

We have discussed-

- Cache memory is a random access memory.
- It lies on the path between the processor and the main memory.
- It bridges the speed mismatch between the fastest processor and the slower main memory.

### Cache Lines-

Cache memory is divided into equal size partitions called as **cache lines**.

- While designing a computer's cache system, the size of cache lines is an important parameter.
- The size of cache line affects a lot of parameters in the caching system.

The following results discuss the effect of changing the cache block (or line) size in a caching system.

# Result-01: Effect of Changing Block Size on Spatial Locality-

The larger the block size, better will be the spatial locality.

### **Explanation-**

Keeping the cache size constant, we have-

#### Case-01: Decreasing the Block Size-

- A smaller block size will contain a smaller number of near by addresses in it.
- Thus, only smaller number of near by addresses will be brought into the cache.
- This increases the chances of cache miss which reduces the exploitation of spatial locality.
- Thus, smaller is the block size, inferior is the spatial locality.

#### Case-02: Increasing the Block Size-

- A larger block size will contain a larger number of near by addresses in it.
- Thus, larger number of near by addresses will be brought into the cache.
- This increases the chances of cache hit which increases the exploitation of spatial locality.
- Thus, larger is the block size, better is the spatial locality.

### Result-02: Effect of Changing Block Size On Cache Tag in Direct Mapped Cache-

In <u>direct mapped cache</u>, block size does not affect the cache tag anyhow.


### **Explanation-**

Keeping the cache size constant, we have-

#### Case-01: Decreasing the Block Size-

- Decreasing the block size increases the number of lines in cache.
- With the decrease in block size, the number of bits in block offset decreases.
- However, with the increase in the number of cache lines, number of bits in line number increases.
- So, number of bits in line number + number of bits in block offset = remains constant.
- Thus, there is no effect on the cache tag.


#### Example-



### Case-02: Increasing the Block Size-

- Increasing the block size decreases the number of lines in cache.
- With the increase in block size, the number of bits in block offset increases.
- However, with the decrease in the number of cache lines, number of bits in line number decreases.
- Thus, number of bits in line number + number of bits in block offset = remains constant.
- Thus, there is no effect on the cache tag.

#### Example-



# Result-03: Effect of Changing Block Size On Cache Tag in Fully Associative Cache-

In fully associative cache, on decreasing block size, cache tag is reduced and vice versa.

# **Explanation-**

Keeping the cache size constant, we have-

#### Case-01: Decreasing the Block Size-

- Decreasing the block size decreases the number of bits in block offset.
- With the decrease in number of bits in block offset, number of bits in tag increases.

#### Case-02: Increasing the Block Size-

Increasing the block size increases the number of bits in block offset.

• With the increase in number of bits in block offset, number of bits in tag decreases.

# Result-04: Effect of Changing Block Size On Cache Tag in Set Associative Cache-

In <u>set associative cache</u>, block size does not affect cache tag anyhow.


# **Explanation-**

Keeping the cache size constant, we have-

### Case-01: Decreasing the Block Size-

- Decreasing the block size increases the number of lines in cache.
- With the decrease in block size, number of bits in block offset decreases.
- With the increase in the number of cache lines, number of sets in cache increases.
- With the increase in number of sets in cache, number of bits in set number increases.
- So, number of bits in set number + number of bits in block offset = remains constant.
- Thus, there is no effect on the cache tag.

### Example-



2-Way Set Associative Mapping

Block Size = 2n bytes


Number of sets in cache = 2 sets

2-Way Set Associative Mapp Block Size = n bytes Number of sets in cache = 4

### Case-02: Increasing the Block Size-

- Increasing the block size decreases the number of lines in cache.
- With the increase in block size, number of bits in block offset increases.
- With the decrease in the number of cache lines, number of sets in cache decreases.
- With the decrease in number of sets in cache, number of bits in set number decreases.
- So, number of bits in set number + number of bits in block offset = remains constant.
- Thus, there is no effect on the cache tag.

### Example-



2-Way Set Associative Mapping

Block Size = n bytes

Number of sets in cache = 4 sets

2-Way Set Associative Mapp Block Size = 2n bytes Number of sets in cache = 2 s

# Result-05: Effect of Changing Block Size On Cache Miss Penalty-

A smaller cache block incurs a lower cache miss penalty.

# **Explanation-**

- When a cache miss occurs, block containing the required word has to be brought from the main memory.
- If the block size is small, then time taken to bring the block in the cache will be less.
- Hence, less miss penalty will incur.
- But if the block size is large, then time taken to bring the block in the cache will be more.
- Hence, more miss penalty will incur.

# Result-06: Effect of Cache Tag On Cache Hit Time-

A smaller cache tag ensures a lower cache hit time.

### **Explanation-**

- Cache hit time is the time required to find out whether the required block is in cache or not.
- It involves comparing the tag of generated address with the tag of cache lines.
- Smaller is the cache tag, lesser will be the time taken to perform the comparisons.
- Hence, smaller cache tag ensures lower cache hit time.
- On the other hand, larger is the cache tag, more will be time taken to perform the comparisons.
- Thus, larger cache tag results in higher cache hit time.

### PRACTICE PROBLEM BASED ON CACHE LINE-

### Problem-

In designing a computer's cache system, the cache block or cache line size is an important parameter. Which of the following statements is correct in this context?

- 1. A smaller block size implies better spatial locality
- 2. A smaller block size implies a smaller cache tag and hence lower cache tag overhead
- 3. A smaller block size implies a larger cache tag and hence lower cache hit time
- 4. A smaller bock size incurs a lower cache miss penalty

### Solution-

Option (D) is correct. (Result-05)

#### Reasons-

Option (A) is incorrect because-

- Smaller block does not imply better spatial locality.
- Always, Larger the block size, better is the spatial locality.

#### Option (B) is incorrect because-

- In direct mapped cache and set associative cache, there is no effect of changing block size on cache tag.
- In fully associative mapped cache, on decreasing block size, cache tag becomes larger.
- Thus, smaller block size does not imply smaller cache tag in any cache organization.

Option (C) is incorrect because-

- "A smaller block size implies a larger cache tag" is true only for fully associative mapped cache.
- Larger cache tag does not imply lower cache hit time rather cache hit time is increased.

### Next Article- Magnetic Disk | Important Formulas

Get more notes and other study material of <u>Computer Organization and Architecture</u>. Watch video lectures by visiting our YouTube channel <u>LearnVidFun</u>.

# Fully Associative Mapping | Practice Problems

**Computer Organization and Architecture** 

### **Fully Associative Mapping-**

Before you go through this article, make sure that you have gone through the previous article on <u>Cache Mapping</u>.

In fully associative mapping,

- A block of main memory can be mapped to any freely available cache line.
- This makes fully associative mapping more flexible than direct mapping.
- A replacement algorithm is needed to replace a block if the cache is full.

In this article, we will discuss practice problems based on fully associative mapping.

### Also Read- Practice Problems On Direct Mapping

### PRACTICE PROBLEMS BASED ON FULLY ASSOCIATIVE MAPPING-

### Problem-01:

Consider a fully associative mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find-

- 1. Number of bits in tag
- 2. Tag directory size

# **Solution-**

### Given-

- Cache memory size = 16 KB
- Block size = Frame size = Line size = 256 bytes
- Main memory size = 128 KB

We consider that the memory is byte addressable.

# **Number of Bits in Physical Address-**

We have,

Size of main memory

- = 128 KB
- = 2<sup>17</sup> bytes

Thus, Number of bits in physical address = 17 bits




### **Number of Bits in Block Offset-**

We have,

Block size

- = 256 bytes
- = 2<sup>8</sup> bytes

Thus, Number of bits in block offset = 8 bits




### Number of Bits in Tag-

Number of bits in tag

- = Number of bits in physical address Number of bits in block offset
- = 17 bits 8 bits
- = 9 bits

Thus, Number of bits in tag = 9 bits



### **Number of Lines in Cache-**

Total number of lines in cache

- = Cache size / Line size
- = 16 KB / 256 bytes
- =  $2^{14}$  bytes /  $2^8$  bytes
- = 2<sup>6</sup> lines

# **Tag Directory Size-**

Tag directory size

- = Number of tags x Tag size
- = Number of lines in cache x Number of bits in tag
- $= 2^6 \times 9 \text{ bits}$
- = 576 bits
- = 72 bytes

Thus, size of tag directory = 72 bytes

# Problem-02:

Consider a fully associative mapped cache of size 512 KB with block size 1 KB. There are 17 bits in the tag. Find-

- 1. Size of main memory
- 2. Tag directory size

# **Solution-**

Given-

- Cache memory size = 512 KB
- Block size = Frame size = Line size = 1 KB
- Number of bits in tag = 17 bits

We consider that the memory is byte addressable.


### **Number of Bits in Block Offset-**

We have,

Block size

- = 1 KB
- = 2<sup>10</sup> bytes

Thus, Number of bits in block offset = 10 bits




### **Number of Bits in Physical Address-**

Number of bits in physical address

- = Number of bits in tag + Number of bits in block offset
- = 17 bits + 10 bits
- = 27 bits

Thus, Number of bits in physical address = 27 bits



### Size of Main Memory-

We have,

Number of bits in physical address = 27 bits

Thus, Size of main memory

- $= 2^{27}$  bytes
- = 128 MB

### **Number of Lines in Cache-**

Total number of lines in cache

- = Cache size / Line size
- = 512 KB / 1 KB

- = 512 lines
- = 2<sup>9</sup> lines

### **Tag Directory Size-**

Tag directory size

- = Number of tags x Tag size
- = Number of lines in cache x Number of bits in tag
- $= 2^9 \times 17 \text{ bits}$
- = 8704 bits
- = 1088 bytes

Thus, size of tag directory = 1088 bytes

# Also Read-Practice Problems On Set Associative Mapping

### Problem-03:

Consider a fully associative mapped cache with block size 4 KB. The size of main memory is 16 GB. Find the number of bits in tag.

# **Solution-**

Given-

- Block size = Frame size = Line size = 4 KB
- Size of main memory = 16 GB

We consider that the memory is byte addressable.

### **Number of Bits in Physical Address-**

We have,

Size of main memory

- = 16 GB
- = 2<sup>34</sup> bytes

Thus, Number of bits in physical address = 34 bits




# **Number of Bits in Block Offset-**

We have,

Block size

- = 4 KB
- = 2<sup>12</sup> bytes

Thus, Number of bits in block offset = 12 bits




# Number of Bits in Tag-

Number of bits in tag

- = Number of bits in physical address Number of bits in block offset
- = 34 bits 12 bits
- = 22 bits

Thus, Number of bits in tag = 22 bits



To watch video solutions and practice more problems,

### Watch this Video Lecture

### Next Article-Set Associative Mapping | Implementation & Formulas

Get more notes and other study material of <u>Computer Organization and Architecture</u>. Watch video lectures by visiting our YouTube channel <u>LearnVidFun</u>.

### Cache Memory in Computer Architecture


Computer Organization and Architecture

### Cache Memory-

- Cache memory is a Random Access Memory.
- The main advantage of cache memory is its very fast speed.
- It can be accessed by the CPU at much faster speed than main memory.

### Location-

- Cache memory lies on the path between the CPU and the main memory.
- It facilitates the transfer of data between the processor and the main memory at the speed which matches to the speed of the processor.



# Cache and Main Memory

- Data is transferred in the form of words between the cache memory and the CPU.
- Data is transferred in the form of blocks or pages between the cache memory and the main memory.

# Purpose-

- The fast speed of the cache memory makes it extremely useful.
- It is used for bridging the speed mismatch between the fastest CPU and the main memory.
- It does not let the CPU performance suffer due to the slower speed of the main memory.

# **Execution Of Program-**

- Whenever any program has to be executed, it is first loaded in the main memory.
- The portion of the program that is mostly probably going to be executed in the near future is kept in the cache memory.
- This allows CPU to access the most probable portion at a faster speed.

# **Step-01:**

Whenever CPU requires any word of memory, it is first searched in the CPU registers. Now, there are two cases possible-

#### **Case-01:**

• If the required word is found in the CPU registers, it is read from there.

#### Case-02:

If the required word is not found in the CPU registers, Step-02 is followed.

### **Step-02**:

- When the required word is not found in the CPU registers, it is searched in the cache memory.
- Tag directory of the cache memory is used to search whether the required word is present in the cache memory or not.

Now, there are two cases possible-

#### Case-01:

- If the required word is found in the cache memory, the word is delivered to the CPU.
- This is known as Cache hit.

#### Case-02:

- If the required word is not found in the cache memory, Step-03 is followed.
- This is known as Cache miss.

# **Step-03**:

- When the required word is not found in the cache memory, it is searched in the main memory.
- Page Table is used to determine whether the required page is present in the main memory or not.

Now, there are two cases possible-

#### **Case-01:**

If the page containing the required word is found in the main memory,

- The page is mapped from the main memory to the cache memory.
- This mapping is performed using cache mapping techniques.
- Then, the required word is delivered to the CPU.

#### Case-02:

If the page containing the required word is not found in the main memory,

- A page fault occurs.
- The page containing the required word is mapped from the secondary memory to the main memory.
- Then, the page is mapped from the main memory to the cache memory.
- Then, the required word is delivered to the CPU.


### Multilevel Cache Organization-

- A multilevel cache organization is an organization where cache memories of different sizes are organized at multiple levels to increase the processing speed to a greater extent.
- The smaller the size of cache, the faster its speed.
- The smallest size cache memory is placed closest to the CPU.
- This helps to achieve better performance in terms of speed.

### Example-

Three level cache organization consists of three cache memories of different size organized at three different levels as shown below-

Size (L1 Cache) < Size (L2 Cache) < Size (L3 Cache) < Size (Main Memory)



In this memory organization, memory levels are organized as-

Level-1 is directly connected to the CPU.


- Level-2 is directly connected to level-1.
- Level-3 is directly connected to level-2 and so on.

Whenever CPU requires any word,

- It first searches for the word in level-1.
- If the required word is not found in level-1, it searches for the word in level-2.
- If the required word is not found in level-2, it searches for the word in level-3 and so on.

# Example-01:

Consider the following hierarchical access memory organization-




Here, two levels of memory are connected to the CPU in a hierarchical fashion.

#### Let-

- T1 = Access time of level L1
- S1 = Size of level L1
- C1 = Cost per byte of level L1
- H1 = Hit rate of level L1

Similar are the notations for level L2.

- 1. Fully Associative
- 2. Direct Mapped
- 3. Set Associative



"No restriction on mapping from M to C."

Associative search of tags is expensive. Feasible for very small size caches only

# Cache line replacement :-

To fetch a new line after a miss, an existing line must be replaced. Two common policies for identifying the victim block are

- LRU (Least Recently Used)
- Random