```
root@Scb9d529d43a:/gem5/configs# cd ..
root@Scb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/two_level.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 16 2025 20:23:31
gem5 executing on 5cb9d529d43a, pid 39
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/two_level.py

Global frequency set at 10000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.

RAM 0.83 GB CPU 0.62% Disk: 15.03 GB used (limit 1006.85 GB)

>_ Terminal
```

Successful simulation of two level cache configuration, /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/two_level.py

This python file From the below L2 cache miss


Cache Performance Metrics

has L1 and L2caches. statistics we can see that the rate is high with 98%

Statistics:


	Metric	Value
1	L1 DCache Hits	1929.0
2	L1 DCache Misses	133.0
3	L1 DCache Miss Rate	0.0645
4	L1 ICache Hits	7680.0
5	L1 ICache Misses	234.0
6	L1 ICache Miss Rate	0.02957
7	L2 Cache Hits	6.0
8	L2 Cache Misses	361.0
9	L2 Cache Miss Rate	0.98365
10	L1 DCache Avg Miss Latency	108481.2
11	L1 ICache Avg Miss Latency	101799.1
12	L2 Cache Avg Miss Latency	100515.2





cat m5out/stats.txt | grep cache, This is the command used to get the statistics related to Cache.

Above pictures shows the python file I ran that has CPU, L1,L2 caches set.



Build command: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/two_level.py

Statistics for two level.py:

root@5cb9d529d43a:/gem5# cat m5out/stats	.txt grep cache	
system.cpu.dcache.demandHits::cpu.data	1929	# number of demand
(read+write) hits (Count)		
system.cpu.dcache.demandHits::total	1929	# number of demand
(read+write) hits (Count)		
system.cpu.dcache.overallHits::cpu.data	1929	# number of overall hits
(Count)		
-,	929	# number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data	133	# number of demand
(read+write) misses (Count)	100	
system.cpu.dcache.demandMisses::total	133	# number of demand
(read+write) misses (Count)	400	
system.cpu.dcache.overallMisses::cpu.data	133	# number of overall misses
(Count)	400	
system.cpu.dcache.overallMisses::total	133	# number of overall misses
(Count)	. data = 1440000	00 # m. mahay af
system.cpu.dcache.demandMissLatency::cpu	u.data 1442800	00 # number of
demand (read+write) miss ticks (Tick) system.cpu.dcache.demandMissLatency::tota	1//29000	# number of demand
(read+write) miss ticks (Tick)	al 14428000	# number of demand
(ICAU+WITE) ITIISS LICKS (TICK)		

system.cpu.dcache.overallMissLatency::cpu.data 14428000 overall miss ticks (Tick)	# number of
system.cpu.dcache.overallMissLatency::total 14428000 miss ticks (Tick)	# number of overall
system.cpu.dcache.demandAccesses::cpu.data 2062 (read+write) accesses (Count)	# number of demand
system.cpu.dcache.demandAccesses::total 2062 (read+write) accesses (Count)	# number of demand
system.cpu.dcache.overallAccesses::cpu.data 2062 (read+write) accesses (Count)	# number of overall
system.cpu.dcache.overallAccesses::total 2062 (read+write) accesses (Count)	# number of overall
system.cpu.dcache.demandMissRate::cpu.data 0.064500 demand accesses (Ratio)	# miss rate for
system.cpu.dcache.demandMissRate::total 0.064500 accesses (Ratio)	# miss rate for demand
system.cpu.dcache.overallMissRate::cpu.data 0.064500 accesses (Ratio) system.cpu.dcache.overallMissRate::total 0.064500	# miss rate for overall # miss rate for overall
accesses (Ratio) system.cpu.dcache.demandAvgMissLatency::cpu.data 108481.20	
overall miss latency in ticks ((Tick/Count)) system.cpu.dcache.demandAvgMissLatency::total 108481.203008	G
overall miss latency in ticks ((Tick/Count)) system.cpu.dcache.overallAvgMissLatency::cpu.data 108481.2030	008 # average
overall miss latency ((Tick/Count)) system.cpu.dcache.overallAvgMissLatency::total 108481.203008	# average
overall miss latency ((Tick/Count)) system.cpu.dcache.blockedCycles::no_mshrs 0	# number of cycles
access was blocked (Cycle) system.cpu.dcache.blockedCycles::no_targets 0 access was blocked (Cycle)	# number of cycles
system.cpu.dcache.blockedCauses::no_mshrs 0 access was blocked (Count)	# number of times
system.cpu.dcache.blockedCauses::no_targets 0 access was blocked (Count)	# number of times
system.cpu.dcache.avgBlocked::no_mshrs nan cycles each access was blocked ((Cycle/Count))	# average number of
system.cpu.dcache.avgBlocked::no_targets nan cycles each access was blocked ((Cycle/Count))	# average number of
system.cpu.dcache.demandMshrMisses::cpu.data 133 demand (read+write) MSHR misses (Count)	# number of
system.cpu.dcache.demandMshrMisses::total 133 (read+write) MSHR misses (Count)	# number of demand # number of overall
system.cpu.dcache.overallMshrMisses::cpu.data 133 MSHR misses (Count) system.cpu.dcache.overallMshrMisses::total 133	# number of overall MSHR
system.cpu.dcache.overallMshrMisses::total 133 misses (Count) system.cpu.dcache.demandMshrMissLatency::cpu.data 141620	
of demand (read+write) MSHR miss ticks (Tick) system.cpu.dcache.demandMshrMissLatency::total 14162000	# number of
demand (read+write) MSHR miss ticks (Tick) system.cpu.dcache.overallMshrMissLatency::cpu.data 1416200	
overall MSHR miss ticks (Tick)	

system.cpu.dcache.overallMshrMissLatency::total 14162000 # number of overall MSHR miss ticks (Tick) system.cpu.dcache.demandMshrMissRate::cpu.data 0.064500 # mshr miss ratio for demand accesses (Ratio) # mshr miss

```
# Connect L1 to L2 •
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
\verb|root@5cb9d529d43a:/gem5/configs/learning_gem5/part1\#| grep --color='auto' -P -n "[^\x00-\x7F]" /gem5/configs/learning_gem5/part1\#| grep --color='auto' -P -n "[^\x00-\x7F]" /gem5/configs/learning_gem5/part1#| /gem5/configs/learning_gem5/configs/learning_gem5/configs/learning_gem5/configs/learning_gem5/configs/learning_gem5/configs/learning_gem5/configs/lea
t1/simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/simple_cache_
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 01:56:27
gem5 executing on 5cb9d529d43a, pid 172
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/simple_cache_sim.py
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statis
tics::Group. Legacy stat is deprecated.
src/cpu/base.cc:181: fatal: Number of ISAs (0) assigned to the CPU does not equal number of threads (1).
Memory Usage: 624712 KBytes
root@5cb9d529d43a:/gem5/configs/learning gem5/part1#
```

simple_cache_sim.py, I tried building this python file with the caches, CPU set

For **caches.py** but I am getting errors.

import m5 from m5.objects import System, SrcClockDomain, VoltageDomain, TimingSimpleCPU, SystemXBar, Root, MemCtrl, DDR3_1600_8x8 from caches import L1ICache, L1DCache, L2Cache

class MySystem(System):

```
def __init__(self, opts):
    super(MySystem, self).__init__()
    # Set up system
    self.clk_domain = SrcClockDomain()
    self.clk_domain.clock = "1GHz"
    self.clk domain.voltage domain = VoltageDomain()
    self.mem mode = "timing"
    self.mem_ranges = [m5.objects.AddrRange("512MB")]
    # Create CPU
    self.cpu = TimingSimpleCPU()
    # Attach L1 caches
    self.cpu.icache = L1ICache(opts)
    self.cpu.dcache = L1DCache(opts)
    self.l2cache = L2Cache(opts)
    # Create system buses
    self.l2bus = SystemXBar()
    self.membus = SystemXBar() # Main memory bus
    # Correct L1 connections
    self.cpu.icache.cpu_side = self.cpu.icache_port
    self.cpu.dcache.cpu_side = self.cpu.dcache_port
    # Connect L1 to L2
    self.cpu.icache.connectBus(self.l2bus)
    self.cpu.dcache.connectBus(self.l2bus)
    self.l2cache.connectCPUSideBus(self.l2bus)
    # Connect L2 cache to memory bus
    self.l2cache.connectMemSideBus(self.membus)
    # Create memory controller
    self.mem_ctrl = MemCtrl()
    self.mem_ctrl.dram = DDR3_1600_8x8()
    self.mem_ctrl.dram.range = self.mem_ranges[0]
    # Connect memory controller to system bus
    self.mem_ctrl.port = self.membus.mem_side_ports
# Create system and root object
opts = None # Use default options
system = MySystem(opts)
root = Root(full_system=False, system=system)
# Instantiate the simulation
m5.instantiate()
print("Beginning gem5 simulation...")
exit_event = m5.simulate()
print(f"Exiting @ tick {m5.curTick()} because {exit_event.getCause()}")
```

Terminal Logs:

Options

```
pushyamithrakotakonda@Pushyas-MacBook-Air ~ % docker ps
CONTAINER ID IMAGE COMMAND CREATED
                                                 STATUS
                                                            PORTS
                                                                     NAMES
                       "bash" 3 weeks ago Up 2 hours
5cb9d529d43a gem5
                                                             awesome wu
pushyamithrakotakonda@Pushyas-MacBook-Air ~ % docker exec -it awesome wu bash
root@5cb9d529d43a:/gem5# ls
CODE-OF-CONDUCT.md MAINTAINERS.yaml TESTING.md ext
                                                              optional-requirements.txt
site scons
CONTRIBUTING.md
                    README
                                    build
                                            hello plot_stats.py
                                                                      src
                RELEASE-NOTES.md build opts hello.c pyproject.toml
COPYING
                                                                          system
KCONFIG.md
                 SConsopts
                                build_tools include requirements.txt
                                                                       tests
LICENSE
               SConstruct
                             configs
                                       m5out run hello.py
                                                                  util
root@5cb9d529d43a:/gem5#
root@5cb9d529d43a:/gem5# cd build
root@5cb9d529d43a:/gem5/build# ls
ARM X86
root@5cb9d529d43a:/gem5/build# cd X86
root@5cb9d529d43a:/gem5/build/X86# Is
arch config debug enums gem5.build gem5py
                                                               proto sim systemc
                                              kern
                                                        mem
           dev ext gem5.opt gem5py_m5 learning_gem5 params python sst
root@5cb9d529d43a:/gem5/build/X86# build/X86/gem5.opt configs/example/gem5 library/
simple-cache.py
bash: build/X86/gem5.opt: No such file or directory
root@5cb9d529d43a:/gem5/build/X86# ls -l gem5.opt
-rwxr-xr-x 1 root root 772096568 Feb 1 20:01 gem5.opt
root@5cb9d529d43a:/gem5/build/X86# ./gem5.opt ../../configs/example/gem5 library/simple-
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 16 2025 20:19:08
gem5 executing on 5cb9d529d43a, pid 30
command line: ./gem5.opt ../../configs/example/gem5 library/simple-cache.py
Script ../../configs/example/gem5 library/simple-cache.py not found
Usage
=====
 gem5.opt [gem5 options] script.py [script options]
gem5 is copyrighted software; use the --copyright option for details.
```

```
======
--help, -h
                  show this help message and exit
--build-info, -B
                   Show build information
--copyright, -C
                    Show full copyright information
                    Show the readme
--readme, -R
--outdir=DIR, -d DIR Set the output directory to DIR [Default: m5out]
--redirect-stdout, -r Redirect stdout (& stderr, without -e) to file
--redirect-stderr, -e Redirect stderr to file
--silent-redirect
                   Suppress printing a message when redirecting stdout or
               stderr
--stdout-file=FILE
                     Filename for -r redirection [Default: simout]
--stderr-file=FILE
                     Filename for -e redirection [Default: simerr]
--listener-mode={on,off,auto}
               Port (e.g., gdb) listener mode (auto: Enable if
               running interactively) [Default: auto]
--allow-remote-connections
               Port listeners will accept connections from anywhere
               (0.0.0.0). Default is only localhost.
                   Invoke the interactive interpreter after running the
--interactive, -i
               script
                 Invoke the python debugger before running the script
--pdb
--path=PATH[:PATH], -p PATH[:PATH]
               Prepend PATH to the system path when invoking the
               script
                  Reduce verbosity
--quiet, -q
--verbose, -v
                   Increase verbosity
-c cmd
                  program passed in as string (terminates option list)
               IGNORED, only for compatibility with python. don'tadd
-S
               user site directory to sys.path; also PYTHONNOUSERSITE
Statistics Options
                    Sets the output file for statistics [Default:
--stats-file=FILE
               stats.txt]
                   Display documentation for available stat visitors
--stats-help
Configuration Options
--dump-config=FILE
                        Dump configuration output file [Default: config.ini]
                      Create JSON output of the configuration [Default:
--ison-config=FILE
               config.json]
                      Create DOT & pdf outputs of the configuration
--dot-config=FILE
               [Default: config.dot]
--dot-dvfs-config=FILE Create DOT & pdf outputs of the DVFS configuration
               [Default: none]
Debugging Options
--debug-break=TICK[,TICK]
               Create breakpoint(s) at TICK(s) (kills process if no
               debugger attached)
--debug-help
                     Print help on debug flags
--debug-flags=FLAG[,FLAG]
               Sets the flags for debug output (-FLAG disables a
```

flag) --debug-start=TICK Start debug output at TICK --debug-end=TICK End debug output at TICK --debug-file=FILE Sets the output file for debug. Append '.gz' to the name for it to be compressed automatically [Default: coutl --debug-activate=EXPR[,EXPR] Activate EXPR sim objects Ignore EXPR sim objects --debug-ignore=EXPR --remote-gdb-port=REMOTE_GDB_PORT Remote gdb base port (set to 0 to disable listening) **Help Options** --list-sim-objects List all built-in SimObjects, their params and default values root@5cb9d529d43a:/gem5/build/X86# ls /gem5/configs/example/gem5_library/ power-hello.py x86-npb-benchmarks.py arm-hello.pv x86-parsec-benchmarks.py arm-ubuntu-run.py riscv-fs.py x86-spec-cpu2006-benchmarks.py checkpoints riscv-ubuntu-run.pv dramsys riscvmatched-fs.py x86-spec-cpu2017-benchmarks.py looppoints riscvmatched-hello.py x86-ubuntu-run-with-kvm.py memory_traffic.py x86-gapbs-benchmarks.py x86-ubuntu-run.py root@5cb9d529d43a:/gem5/build/X86# cd ... root@5cb9d529d43a:/gem5/build# Is ARM X86 root@5cb9d529d43a:/gem5/build# cd .. root@5cb9d529d43a:/gem5# ls CODE-OF-CONDUCT.md MAINTAINERS.yaml TESTING.md ext optional-requirements.txt site scons CONTRIBUTING.md README build hello plot stats.pv src **COPYING** RELEASE-NOTES.md build_opts hello.c pyproject.toml system build_tools include requirements.txt KCONFIG.md **SConsopts** tests **LICENSE SConstruct** m5out run_hello.py configs util root@5cb9d529d43a:/gem5# cd configs root@5cb9d529d43a:/gem5/configs# ls boot common deprecated dist dram example learning_gem5 network nvm ruby splash2 topologies root@5cb9d529d43a:/gem5/configs# cd example root@5cb9d529d43a:/gem5/configs/example# ls apu_se.py gpufs memtest.pv ruby_random_test.py hmc_hello.py noc_config arm sc_main.py dramsys.py hmc_tgen.cfg read_config.py se.py etrace_replay.py hmctest.py riscv sst hsaTopology.py ruby_direct_test.py fs.py garnet_synth_traffic.py lupv ruby_gpu_random_test.py gem5_library memcheck.py ruby_mem_test.py root@5cb9d529d43a:/gem5/configs/example# cd .. root@5cb9d529d43a:/gem5/configs# ls boot common deprecated dist dram example learning_gem5 network nvm ruby splash2 topologies root@5cb9d529d43a:/gem5/configs# cd learning_gem5

root@5cb9d529d43a:/gem5/configs/learning_gem5# ls

README part1 part2 part3

root@5cb9d529d43a:/gem5/configs/learning_gem5# cd part1

root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# ls

caches.py simple-arm.py simple-riscv.py simple.py two_level.py

root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...

root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ..

root@5cb9d529d43a:/gem5/configs# cd ..

root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning gem5/

part1/two level.py

gem5 Simulator System. https://www.gem5.org

gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.0.1

gem5 compiled Feb 1 2025 19:59:14

gem5 started Feb 16 2025 20:23:31

gem5 executing on 5cb9d529d43a, pid 39

command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/two_level.py

Global frequency set at 100000000000 ticks per second

warn: No dot file generated. Please install pydot to generate the dot file and pdf.

src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)

src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.

system.remote_gdb: Listening for connections on port 7000

Beginning simulation!

src/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...

Hello world!

Exiting @ tick 57467000 because exiting with last active thread context

root@5ch0d520d43a	gem5# cat m5out/stats t	vt l gran cacha
1001/200905/904.587	oems# cai msoul/stats i	XIII OFED CACHE

system.cpu.dcache.demandHits::cpu.data 1929 # number of demand

(read+write) hits (Count)

system.cpu.dcache.demandHits::total 1929 # number of demand

(read+write) hits (Count)

system.cpu.dcache.overallHits::cpu.data 1929 # number of overall hits

(Count)

system.cpu.dcache.overallHits::total 1929 # number of overall hits (Count) system.cpu.dcache.demandMisses::cpu.data 133 # number of demand

(read+write) misses (Count)

system.cpu.dcache.demandMisses::total 133 # number of demand

(read+write) misses (Count)

system.cpu.dcache.overallMisses::cpu.data 133 # number of overall misses

(Count)

system.cpu.dcache.overallMisses::total 133 # number of overall misses

(Count)

system.cpu.dcache.demandMissLatency::cpu.data 14428000 # number of

demand (read+write) miss ticks (Tick)

system.cpu.dcache.demandMissLatency::total 14428000 # number of demand

(read+write) miss ticks (Tick)

system.cpu.dcache.overallMissLatency::cpu.data 14428000 # number of

overall miss ticks (Tick)

system.cpu.dcache.overallMissLatency::total 14428000 # number of overall

miss ticks (Tick)

system.cpu.dcache.demandAccesses::cpu.data (read+write) accesses (Count)	2062	# number of demand
system.cpu.dcache.demandAccesses::total (read+write) accesses (Count)	2062	# number of demand
system.cpu.dcache.overallAccesses::cpu.data	2062	# number of overall
·	062 #	number of overall
(read+write) accesses (Count) system.cpu.dcache.demandMissRate::cpu.data	0.064500	# miss rate for
demand accesses (Ratio) system.cpu.dcache.demandMissRate::total 0.	064500	# miss rate for demand
accesses (Ratio)	0.064500	# miss rate for overall
accesses (Ratio)		# miss rate for overall
accesses (Ratio)	4500	
system.cpu.dcache.demandAvgMissLatency::cpu overall miss latency in ticks ((Tick/Count))		008 # average
system.cpu.dcache.demandAvgMissLatency::tota overall miss latency in ticks ((Tick/Count))	al 108481.203008	# average
system.cpu.dcache.overallAvgMissLatency::cpu.overall miss latency ((Tick/Count))	data 108481.20300	98 # average
system.cpu.dcache.overallAvgMissLatency::total	108481.203008	# average
overall miss latency ((Tick/Count)) system.cpu.dcache.blockedCycles::no_mshrs	0	# number of cycles
access was blocked (Cycle) system.cpu.dcache.blockedCycles::no_targets	0	# number of cycles
access was blocked (Cycle) system.cpu.dcache.blockedCauses::no_mshrs	0	# number of times
access was blocked (Count) system.cpu.dcache.blockedCauses::no_targets	0	# number of times
access was blocked (Count)		
system.cpu.dcache.avgBlocked::no_mshrs cycles each access was blocked ((Cycle/Count))	nan	# average number of
system.cpu.dcache.avgBlocked::no_targets cycles each access was blocked ((Cycle/Count))	nan	# average number of
system.cpu.dcache.demandMshrMisses::cpu.dat demand (read+write) MSHR misses (Count)	a 133	# number of
system.cpu.dcache.demandMshrMisses::total	133	# number of demand
(read+write) MSHR misses (Count) system.cpu.dcache.overallMshrMisses::cpu.data	133	# number of overall
MSHR misses (Count) system.cpu.dcache.overallMshrMisses::total	133	# number of overall MSHR
misses (Count) system.cpu.dcache.demandMshrMissLatency::cp	ou.data 1416200	0 # number
of demand (read+write) MSHR miss ticks (Tick) system.cpu.dcache.demandMshrMissLatency::to	tal 14162000	# number of
demand (read+write) MSHR miss ticks (Tick) system.cpu.dcache.overallMshrMissLatency::cpu		
overall MSHR miss ticks (Tick)		
system.cpu.dcache.overallMshrMissLatency::tota overall MSHR miss ticks (Tick)		# number of
system.cpu.dcache.demandMshrMissRate::cpu.cratio for demand accesses (Ratio)	data 0.064500	# mshr miss

system.cpu.dcache.demandMshrMissRate::to for demand accesses (Ratio)	otal 0.0	64500	# msl	nr miss ratio
system.cpu.dcache.overallMshrMissRate::cpu for overall accesses (Ratio)	u.data (0.064500	# r	mshr miss ratio
system.cpu.dcache.overallMshrMissRate::tota overall accesses (Ratio)	al 0.064	1500	# mshr	miss ratio for
system.cpu.dcache.demandAvgMshrMissLate average overall mshr miss latency ((Tick/Coun		.data 1064	81.203008	#
system.cpu.dcache.demandAvgMshrMissLate average overall mshr miss latency ((Tick/Coun	ency::tota	ıl 106481.20	03008	#
system.cpu.dcache.overallAvgMshrMissLaten average overall mshr miss latency ((Tick/Coun	icy::cpu.c	lata 106481	1.203008	#
system.cpu.dcache.overallAvgMshrMissLaten		106481.203	8008	# average
overall mshr miss latency ((Tick/Count)) system.cpu.dcache.replacements	0	# n	umber of repla	cements
(Count) system.cpu.dcache.ReadReq.hits::cpu.data	1057		# number of	ReadReq hits
(Count) system.cpu.dcache.ReadReq.hits::total (Count)	1057		# number of R	eadReq hits
system.cpu.dcache.ReadReq.misses::cpu.dat misses (Count)	ta 5	56	# number	of ReadReq
system.cpu.dcache.ReadReq.misses::total misses (Count)	56		# number of F	ReadReq
system.cpu.dcache.ReadReq.missLatency::cp ReadReq miss ticks (Tick)	ou.data	6325000	#	number of
system.cpu.dcache.ReadReq.missLatency::to ReadReq miss ticks (Tick)	otal 63	25000	# nun	nber of
system.cpu.dcache.ReadReq.accesses::cpu.d ReadReq accesses(hits+misses) (Count)	data	1113	# num	ber of
system.cpu.dcache.ReadReq.accesses::total accesses(hits+misses) (Count)	1113	3	# number	of ReadReq
system.cpu.dcache.ReadReq.missRate::cpu.c ReadReq accesses (Ratio)	data 0.	050314	# mi	ss rate for
system.cpu.dcache.ReadReq.missRate::total ReadReq accesses (Ratio)	0.0503	14	# miss ra	ite for
system.cpu.dcache.ReadReq.avgMissLatency	y::cpu.da	ta 112946.4	128571	#
average ReadReq miss latency ((Tick/Count)) system.cpu.dcache.ReadReq.avgMissLatency ReadReq miss latency ((Tick/Count))	y::total 11	2946.4285	71	# average
system.cpu.dcache.ReadReq.mshrMisses::cp ReadReq MSHR misses (Count)	u.data	56	# nu	mber of
system.cpu.dcache.ReadReq.mshrMisses::tot MSHR misses (Count)	tal	56	# numbe	r of ReadReq
system.cpu.dcache.ReadReq.mshrMissLatend of ReadReq MSHR miss ticks (Tick)	cy::cpu.d	ata 6213	3000	# number
system.cpu.dcache.ReadReq.mshrMissLatend ReadReq MSHR miss ticks (Tick)	cy::total	6213000	;	# number of
system.cpu.dcache.ReadReq.mshrMissRate:: rate for ReadReq accesses (Ratio)	cpu.data	0.05031	4	# mshr miss
system.cpu.dcache.ReadReq.mshrMissRate:: for ReadReq accesses (Ratio)	total 0	.050314	# m	shr miss rate
system.cpu.dcache.ReadReq.avgMshrMissLa average ReadReq mshr miss latency ((Tick/Co		u.data 110	946.428571	#
· · · · · · · · · · · · · · · · · · ·	**			

system.cpu.dcache.ReadReq.avgMshrMissLa		10946.428571	#
average ReadReq mshr miss latency ((Tick/Cosystem.cpu.dcache.WriteReq.hits::cpu.data (Count)	872	# number of \	WriteReq hits
system.cpu.dcache.WriteReq.hits::total (Count)	872	# number of Wri	teReq hits
system.cpu.dcache.WriteReq.misses::cpu.da misses (Count)	ta 77	# number	of WriteReq
system.cpu.dcache.WriteReq.misses::total misses (Count)	77	# number of W	riteReq
system.cpu.dcache.WriteReq.missLatency::cp WriteReq miss ticks (Tick)	pu.data 810	03000 #	number of
system.cpu.dcache.WriteReq.missLatency::tc WriteReq miss ticks (Tick)	otal 810300	0 # num	ber of
system.cpu.dcache.WriteReq.accesses::cpu.d WriteReq accesses(hits+misses) (Count)	data 949	# numb	er of
system.cpu.dcache.WriteReq.accesses::total accesses(hits+misses) (Count)	949	# number o	f WriteReq
system.cpu.dcache.WriteReq.missRate::cpu.d WriteReq accesses (Ratio)	data 0.0811	38 # mis	ss rate for
system.cpu.dcache.WriteReq.missRate::total WriteReq accesses (Ratio)	0.081138	# miss ra	te for
system.cpu.dcache.WriteReq.avgMissLatency average WriteReq miss latency ((Tick/Count))			#
system.cpu.dcache.WriteReq.avgMissLatency WriteReq miss latency ((Tick/Count))			# average
system.cpu.dcache.WriteReq.mshrMisses::cp WriteReq MSHR misses (Count)			nber of
system.cpu.dcache.WriteReq.mshrMisses::to MSHR misses (Count)			of WriteReq
system.cpu.dcache.WriteReq.mshrMissLaten of WriteReq MSHR miss ticks (Tick)		7949000	# number
system.cpu.dcache.WriteReq.mshrMissLaten WriteReq MSHR miss ticks (Tick)	-		number of
system.cpu.dcache.WriteReq.mshrMissRate:: rate for WriteReq accesses (Ratio)	•		# mshr miss
system.cpu.dcache.WriteReq.mshrMissRate:: for WriteReq accesses (Ratio)			shr miss rate
system.cpu.dcache.WriteReq.avgMshrMissLa average WriteReq mshr miss latency ((Tick/Co	ount))		#
system.cpu.dcache.WriteReq.avgMshrMissLa average WriteReq mshr miss latency ((Tick/Co	ount)) ์		#
system.cpu.dcache.power_state.pwrStateRes # Cumulative time (in ticks) in various power s		UNDEFINED 57467	000
system.cpu.dcache.tags.tagsInUse 80 use ((Tick/Count))	.923627	# Average ticl	
system.cpu.dcache.tags.totalRefs 2 valid blocks. (Count)	2062	# Total number of	f references to
system.cpu.dcache.tags.sampledRefs references to valid blocks. (Count)	133	# Sample coun	t of
	503759	# Average nun	nber of
system.cpu.dcache.tags.warmupTick warmup percentage was hit. (Tick)	220000	# The tick wh	en the

system.cpu.dcache.tags.occupancies::cpu.da		3627 # Average
occupied blocks per tick, per requestor ((Counsystem.cpu.dcache.tags.avgOccs::cpu.data	t/Tick)) 0.079027	# Average percentage
, ,	079027	# Average percentage of
cache occupancy ((Ratio/Tick)) system.cpu.dcache.tags.occupanciesTaskld::	024	133 # Occupied blocks
per task id (Count) system.cpu.dcache.tags.ageTaskld_1024::0	11	# Occupied blocks per task
id, per block age (Count) system.cpu.dcache.tags.ageTaskld_1024::1	122	# Occupied blocks per
task id, per block age (Count)		
system.cpu.dcache.tags.ratioOccsTaskld::102 blocks and all blocks, per task id (Ratio)	4 0.129	# Ratio of occupied
system.cpu.dcache.tags.tagAccesses (Count)	4257	# Number of tag accesses
system.cpu.dcache.tags.dataAccesses	4257	# Number of data accesses
(Count) system.cpu.dcache.tags.power_state.pwrState		
# Cumulative time (in ticks) in various power st system.cpu.icache.demandHits::cpu.inst (read+write) hits (Count)	ates (Tick) 7680) # number of demand
	7680	# number of demand
	680	# number of overall hits
system.cpu.icache.overallHits::total 76 system.cpu.icache.demandMisses::cpu.inst (read+write) misses (Count)	80 234	# number of overall hits (Count) # number of demand
system.cpu.icache.demandMisses::total (read+write) misses (Count)	234	# number of demand
system.cpu.icache.overallMisses::cpu.inst (Count)	234	# number of overall misses
	234	# number of overall misses
system.cpu.icache.demandMissLatency::cpu.idemand (read+write) miss ticks (Tick)	nst 238	321000 # number of
system.cpu.icache.demandMissLatency::total (read+write) miss ticks (Tick)	238210	000 # number of demand
system.cpu.icache.overallMissLatency::cpu.in	st 2382	1000 # number of overall
miss ticks (Tick) system.cpu.icache.overallMissLatency::total	2382100	0 # number of overall
miss ticks (Tick) system.cpu.icache.demandAccesses::cpu.inst	7914	4 # number of demand
(read+write) accesses (Count) system.cpu.icache.demandAccesses::total	7914	# number of demand
(read+write) accesses (Count) system.cpu.icache.overallAccesses::cpu.inst	7914	# number of overall
(read+write) accesses (Count) system.cpu.icache.overallAccesses::total	7914	# number of overall
(read+write) accesses (Count)		

system.cpu.icache.demandMissRate::total 0.029568 accesses (Ratio)	# miss rate for demand
system.cpu.icache.overallMissRate::cpu.inst 0.029568 accesses (Ratio)	# miss rate for overall
system.cpu.icache.overallMissRate::total 0.029568 accesses (Ratio)	# miss rate for overall
system.cpu.icache.demandAvgMissLatency::cpu.inst 101799.1452 overall miss latency in ticks ((Tick/Count))	299 # average
system.cpu.icache.demandAvgMissLatency::total 101799.145299 overall miss latency in ticks ((Tick/Count))	# average
system.cpu.icache.overallAvgMissLatency::cpu.inst 101799.14529 overall miss latency ((Tick/Count))	9 # average
system.cpu.icache.overallAvgMissLatency::total 101799.145299 overall miss latency ((Tick/Count))	# average
system.cpu.icache.blockedCycles::no_mshrs 0 was blocked (Cycle)	# number of cycles access
system.cpu.icache.blockedCycles::no_targets 0 access was blocked (Cycle)	# number of cycles
system.cpu.icache.blockedCauses::no_mshrs 0 was blocked (Count)	# number of times access
system.cpu.icache.blockedCauses::no_targets 0 access was blocked (Count)	# number of times
system.cpu.icache.avgBlocked::no_mshrs nan cycles each access was blocked ((Cycle/Count))	# average number of
system.cpu.icache.avgBlocked::no_targets nan each access was blocked ((Cycle/Count))	# average number of cycles
system.cpu.icache.demandMshrMisses::cpu.inst 234 (read+write) MSHR misses (Count)	# number of demand
system.cpu.icache.demandMshrMisses::total 234 (read+write) MSHR misses (Count)	# number of demand
system.cpu.icache.overallMshrMisses::cpu.inst 234 MSHR misses (Count)	# number of overall
system.cpu.icache.overallMshrMisses::total 234 misses (Count)	# number of overall MSHR
system.cpu.icache.demandMshrMissLatency::cpu.inst 2335300 demand (read+write) MSHR miss ticks (Tick)	
system.cpu.icache.demandMshrMissLatency::total 23353000 demand (read+write) MSHR miss ticks (Tick)	# number of
system.cpu.icache.overallMshrMissLatency::cpu.inst 23353000 overall MSHR miss ticks (Tick)	# number of
system.cpu.icache.overallMshrMissLatency::total 23353000 overall MSHR miss ticks (Tick)	# number of
system.cpu.icache.demandMshrMissRate::cpu.inst 0.029568 for demand accesses (Ratio)	# mshr miss ratio
system.cpu.icache.demandMshrMissRate::total 0.029568 demand accesses (Ratio)	# mshr miss ratio for
system.cpu.icache.overallMshrMissRate::cpu.inst 0.029568 for overall accesses (Ratio)	# mshr miss ratio
system.cpu.icache.overallMshrMissRate::total 0.029568 overall accesses (Ratio)	# mshr miss ratio for
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 99799. average overall mshr miss latency ((Tick/Count))	145299 #
system.cpu.icache.demandAvgMshrMissLatency::total 99799.1452 overall mshr miss latency ((Tick/Count))	299 # average

system.cpu.icache.overallAvgMshrMissL		ıst 99799.14	15299	#
average overall mshr miss latency ((Tick/system.cpu.icache.overallAvgMshrMissL		9799.14529	99	# average
overall mshr miss latency ((Tick/Count)) system.cpu.icache.replacements	57	# n	umbor of rople	ncomonts
(Count)	57	# 11	umber of repla	acements
system.cpu.icache.ReadReq.hits::cpu.ins (Count)	st 7680		# number of	ReadReq hits
system.cpu.icache.ReadReq.hits::total (Count)	7680	#	number of R	eadReq hits
system.cpu.icache.ReadReq.misses::cpu misses (Count)	u.inst 23	4	# number	of ReadReq
system.cpu.icache.ReadReq.misses::tota misses (Count)	al 234		# number of	ReadReq
system.cpu.icache.ReadReq.missLatenc ReadReq miss ticks (Tick)	y::cpu.inst	23821000	#	number of
system.cpu.icache.ReadReq.missLatenc ReadReq miss ticks (Tick)	y::total 238	21000	# nur	mber of
system.cpu.icache.ReadReq.accesses::c accesses(hits+misses) (Count)	pu.inst 7	914	# numb	er of ReadReq
system.cpu.icache.ReadReq.accesses::t accesses(hits+misses) (Count)	otal 791	1	# number o	of ReadReq
system.cpu.icache.ReadReq.missRate::c ReadReq accesses (Ratio)	pu.inst 0.0	29568	# mis	s rate for
system.cpu.icache.ReadReq.missRate::t ReadReq accesses (Ratio)	otal 0.0295	68	# miss ra	te for
system.cpu.icache.ReadReq.avgMissLat	ency::cpu.ins	101799.14	5299	# average
ReadReq miss latency ((Tick/Count)) system.cpu.icache.ReadReq.avgMissLat	ency::total 10	1799.14529	9	# average
ReadReq miss latency ((Tick/Count)) system.cpu.icache.ReadReq.mshrMisses	s::cpu.inst	234	# nur	nber of
ReadReq MSHR misses (Count) system.cpu.icache.ReadReq.mshrMisses	s::total 2	34	# numbe	r of ReadReq
MSHR misses (Count) system.cpu.icache.ReadReq.mshrMissLa	atency::cpu.in	st 233530	000	# number
of ReadReq MSHR miss ticks (Tick) system.cpu.icache.ReadReq.mshrMissLa	atency::total	23353000		# number of
ReadReq MSHR miss ticks (Tick) system.cpu.icache.ReadReq.mshrMissR	ate::cpu.inst	0.029568	:	# mshr miss
rate for ReadReq accesses (Ratio) system.cpu.icache.ReadReq.mshrMissR	ate::total 0.	029568	# m	shr miss rate
for ReadReq accesses (Ratio) system.cpu.icache.ReadReq.avgMshrMi		u.inst 99799	9.145299	#
average ReadReq mshr miss latency ((Tic system.cpu.icache.ReadReq.avgMshrMis	ssLatency::tot	al 99799.14	5299	#
average ReadReq mshr miss latency ((Tid system.cpu.icache.power_state.pwrState	eResidencyTic		INED 57467	'000
# Cumulative time (in ticks) in various por system.cpu.icache.tags.tagsInUse	wer states (Tid 91.477423	ck)	# Average tic	ks per tags in
use ((Tick/Count)) system.cpu.icache.tags.totalRefs	7914	# T	otal number o	f references to
valid blocks. (Count) system.cpu.icache.tags.sampledRefs	234	#	# Sample cour	nt of references
to valid blocks. (Count)				

, , , , , , , , , , , , , , , , , , , ,	3.820513	}	# Average number of
references to valid blocks. ((Count/Count)) system.cpu.icache.tags.warmupTick	10700	O	# The tick when the
warmup percentage was hit. (Tick)	10700	· ·	" The dok when the
system.cpu.icache.tags.occupancies::cpu.		.477423	# Average occupied
blocks per tick, per requestor ((Count/Tick) system.cpu.icache.tags.avgOccs::cpu.inst		334	# Average percentage of
cache occupancy ((Ratio/Tick))	0.557	JJ4	# Average percentage or
system.cpu.icache.tags.avgOccs::total	0.35733	34	# Average percentage of
cache occupancy ((Ratio/Tick))	1 4004	4	" • • • • • • • • • • • • • • • • • • •
system.cpu.icache.tags.occupanciesTaskloper task id (Count)	d::1024	177	# Occupied blocks
system.cpu.icache.tags.ageTaskld_1024::0) 4:	5	# Occupied blocks per task
id, per block age (Count)			
system.cpu.icache.tags.ageTaskld_1024::1	13	2	# Occupied blocks per task
<pre>id, per block age (Count) system.cpu.icache.tags.ratioOccsTaskld::1</pre>	024 N	691406	# Ratio of occupied
blocks and all blocks, per task id (Ratio)	024 0.	031400	# Hatio of occupied
system.cpu.icache.tags.tagAccesses	16062	2	# Number of tag accesses
(Count)	1000	0	# November of data accesses
system.cpu.icache.tags.dataAccesses (Count)	1606	2	# Number of data accesses
system.cpu.icache.tags.power_state.pwrS	tateResid	dencyTic	ks::UNDEFINED 57467000
# Cumulative time (in ticks) in various power	er states	(Tick)	
system.l2bus.pktCount_system.cpu.icache			
525 # Packet count per conn			
system.l2bus.pktCount_system.cpu.dcach			
266 # Packet count per conn			
system.l2bus.pktSize_system.cpu.icache.r 14976 # Cumulative packet s			d requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.			
			requestor and responder (Byte)
system.l2cache.demandHits::cpu.inst	6		# number of demand ` ´ ´
(read+write) hits (Count)			
system.l2cache.demandHits::total	6		# number of demand
(read+write) hits (Count)	0		//
system.l2cache.overallHits::cpu.inst	6		# number of overall hits (Count)
system.l2cache.overallHits::total system.l2cache.demandMisses::cpu.inst	6 22		# number of overall hits (Count) # number of demand
(read+write) misses (Count)	22	0	# number of demand
system.l2cache.demandMisses::cpu.data	1:	33	# number of demand
(read+write) misses (Count)		,0	" Hamber of demand
system.l2cache.demandMisses::total	361		# number of demand
(read+write) misses (Count)			
system.l2cache.overallMisses::cpu.inst	228		# number of overall misses
(Count) system.l2cache.overallMisses::cpu.data	133		# number of overall misses
(Count)	100		" Hamber of overall misses
system.l2cache.overallMisses::total	361		# number of overall misses
(Count) system.l2cache.demandMissLatency::cpu.	inst 22	523000	# number of demand
(read+write) miss ticks (Tick)			
system.l2cache.demandMissLatency::cpu.	data 1	3763000) # number of
demand (read+write) miss ticks (Tick)			

system.l2cache.demandMissLatency::total	36286000	# number of demand				
<pre>(read+write) miss ticks (Tick) system.l2cache.overallMissLatency::cpu.ins miss ticks (Tick)</pre>	t 22523000	# number of overall				
system.l2cache.overallMissLatency::cpu.da miss ticks (Tick)	ta 13763000	# number of overall				
, ,	36286000	# number of overall miss				
system.l2cache.demandAccesses::cpu.inst (read+write) accesses (Count)	234	# number of demand				
system.l2cache.demandAccesses::cpu.data (read+write) accesses (Count)	a 133	# number of demand				
system.l2cache.demandAccesses::total (read+write) accesses (Count)	367	# number of demand				
system.l2cache.overallAccesses::cpu.inst (read+write) accesses (Count)	234	# number of overall				
system.l2cache.overallAccesses::cpu.data (read+write) accesses (Count)	133	# number of overall				
system.l2cache.overallAccesses::total (read+write) accesses (Count)	367	# number of overall				
system.l2cache.demandMissRate::cpu.inst accesses (Ratio)	0.974359	# miss rate for demand				
system.l2cache.demandMissRate::cpu.data accesses (Ratio)	1	# miss rate for demand				
system.l2cache.demandMissRate::total accesses (Ratio)	0.983651	# miss rate for demand				
system.l2cache.overallMissRate::cpu.inst accesses (Ratio)	0.974359	# miss rate for overall				
system.l2cache.overallMissRate::cpu.data accesses (Ratio)	1	# miss rate for overall				
system.l2cache.overallMissRate::total 0	0.983651	# miss rate for overall				
accesses (Ratio) system.l2cache.demandAvgMissLatency::cpu.inst 98785.087719 # average **Transfer International Common Property Common Propert						
overall miss latency in ticks ((Tick/Count)) system.l2cache.demandAvgMissLatency::cpu.data 103481.203008 # average						
overall miss latency in ticks ((Tick/Count)) system.l2cache.demandAvgMissLatency::tc miss latency in ticks ((Tick/Count))	otal 100515.235457	# average overall				
system.l2cache.overallAvgMissLatency::cpu	u.inst 98785.087719	# average overall				
miss latency ((Tick/Count)) system.l2cache.overallAvgMissLatency::cpu.data 103481.203008 # average						
overall miss latency ((Tick/Count)) system.l2cache.overallAvgMissLatency::tota	al 100515.235457	# average overall				
miss latency ((Tick/Count)) system.l2cache.blockedCycles::no_mshrs	0	# number of cycles access				
was blocked (Cycle) system.l2cache.blockedCycles::no_targets	0	# number of cycles access				
was blocked (Cycle) system.l2cache.blockedCauses::no_mshrs	0	# number of times access				
was blocked (Count) system.l2cache.blockedCauses::no_targets	0	# number of times access				
was blocked (Count) system.l2cache.avgBlocked::no_mshrs each access was blocked ((Cycle/Count))	nan	# average number of cycles				
caon access was blocked ((Cycle/Coult))						

system.l2cache.avgBlocked::no_targets each access was blocked ((Cycle/Count))	nan	# average number of cycles				
system.l2cache.demandMshrMisses::cpu.inst (read+write) MSHR misses (Count)	228	# number of demand				
system.l2cache.demandMshrMisses::cpu.data (read+write) MSHR misses (Count)	133	# number of demand				
system.l2cache.demandMshrMisses::total (read+write) MSHR misses (Count)	361	# number of demand				
system.l2cache.overallMshrMisses::cpu.inst misses (Count)	228	# number of overall MSHR				
system.l2cache.overallMshrMisses::cpu.data MSHR misses (Count)	133	# number of overall				
	361	# number of overall MSHR				
system.l2cache.demandMshrMissLatency::cpu demand (read+write) MSHR miss ticks (Tick)	.inst 17963000	# number of				
system.l2cache.demandMshrMissLatency::cpu demand (read+write) MSHR miss ticks (Tick)	.data 11103000) # number of				
system.l2cache.demandMshrMissLatency::tota demand (read+write) MSHR miss ticks (Tick)	l 29066000	# number of				
system.l2cache.overallMshrMissLatency::cpu.ir overall MSHR miss ticks (Tick)	nst 17963000	# number of				
system.l2cache.overallMshrMissLatency::cpu.doverall MSHR miss ticks (Tick)	lata 11103000	# number of				
system.l2cache.overallMshrMissLatency::total MSHR miss ticks (Tick)	29066000	# number of overall				
system.l2cache.demandMshrMissRate::cpu.ins for demand accesses (Ratio)	t 0.974359	# mshr miss ratio				
system.l2cache.demandMshrMissRate::cpu.da demand accesses (Ratio)	ta 1	# mshr miss ratio for				
system.l2cache.demandMshrMissRate::total demand accesses (Ratio)	0.983651	# mshr miss ratio for				
system.l2cache.overallMshrMissRate::cpu.inst overall accesses (Ratio)	0.974359	# mshr miss ratio for				
system.l2cache.overallMshrMissRate::cpu.data overall accesses (Ratio)	1	# mshr miss ratio for				
	.983651	# mshr miss ratio for				
system.l2cache.demandAvgMshrMissLatency::cpu.inst 78785.087719 # average overall mshr miss latency ((Tick/Count))						
system.l2cache.demandAvgMshrMissLatency::cpu.data 83481.203008 # average overall mshr miss latency ((Tick/Count))						
system.l2cache.demandAvgMshrMissLatency:: overall mshr miss latency ((Tick/Count))	total 80515.23545	57 # average				
system.l2cache.overallAvgMshrMissLatency::cp overall mshr miss latency ((Tick/Count))	ou.inst 78785.087	719 # average				
system.l2cache.overallAvgMshrMissLatency::cpu.data 83481.203008 # average overall mshr miss latency ((Tick/Count))						
system.l2cache.overallAvgMshrMissLatency::total 80515.235457 # average overall mshr miss latency ((Tick/Count))						
system.l2cache.replacements 0 system.l2cache.ReadExReq.misses::cpu.data misses (Count)	# nu 77	umber of replacements (Count) # number of ReadExReq				

system.l2cache.ReadExReq.misses::total	77		# number of ReadExReq			
misses (Count) system.l2cache.ReadExReq.missLatency::cpu.d	ata	7718000	# n	umber of		
ReadExReq miss ticks (Tick) system.l2cache.ReadExReq.missLatency::total	771	8000	# numb	er of		
ReadExReq miss ticks (Tick) system.l2cache.ReadExReq.accesses::cpu.data ReadExReq accesses(hits+misses) (Count)		77	# number	of		
system.l2cache.ReadExReq.accesses::total accesses(hits+misses) (Count)	77		# number of F	ReadExReq		
system.l2cache.ReadExReq.missRate::cpu.data ReadExReq accesses (Ratio)		1	# miss rate	e for		
system.l2cache.ReadExReq.missRate::total accesses (Ratio)	1		# miss rate for	ReadExReq		
system.l2cache.ReadExReq.avgMissLatency::cpu.data 100233.766234 # average ReadExReq miss latency ((Tick/Count))						
system.l2cache.ReadExReq.avgMissLatency::total 100233.766234 # average ReadExReq miss latency ((Tick/Count))						
system.l2cache.ReadExReq.mshrMisses::cpu.da ReadExReq MSHR misses (Count)	ata	77	# numl	per of		
system.l2cache.ReadExReq.mshrMisses::total MSHR misses (Count)		77	# number c	f ReadExReq		
system.l2cache.ReadExReq.mshrMissLatency::of ReadExReq MSHR miss ticks (Tick)	•	ata 6178	3000	# number		
system.l2cache.ReadExReq.mshrMissLatency::t ReadExReq MSHR miss ticks (Tick)	otal	6178000	# r	number of		
system.l2cache.ReadExReq.mshrMissRate::cpu for ReadExReq accesses (Ratio)	.data	1		hr miss rate		
system.l2cache.ReadExReq.mshrMissRate::tota ReadExReq accesses (Ratio)	l	1	# mshr m	iss rate for		
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 80233.766234 # average ReadExReq mshr miss latency ((Tick/Count))						
system.l2cache.ReadExReq.avgMshrMissLatence ReadExReq mshr miss latency ((Tick/Count))	•			# average		
system.l2cache.ReadSharedReq.hits::cpu.inst ReadSharedReq hits (Count)		6	# number of			
system.l2cache.ReadSharedReq.hits::total hits (Count)	6		# number of Re	·		
system.l2cache.ReadSharedReq.misses::cpu.ins ReadSharedReq misses (Count)		228	# numb			
system.l2cache.ReadSharedReq.misses::cpu.da ReadSharedReq misses (Count)		56	# numb			
system.l2cache.ReadSharedReq.misses::total ReadSharedReq misses (Count)	28		# number o			
system.l2cache.ReadSharedReq.missLatency::c ReadSharedReq miss ticks (Tick)	•			# number of		
system.l2cache.ReadSharedReq.missLatency::c ReadSharedReq miss ticks (Tick)	•			# number of		
system.l2cache.ReadSharedReq.missLatency::te ReadSharedReq miss ticks (Tick)		28568000		number of		
system.l2cache.ReadSharedReq.accesses::cpu. ReadSharedReq accesses(hits+misses) (Count)		234		nber of		
system.l2cache.ReadSharedReq.accesses::cpu. ReadSharedReq accesses(hits+misses) (Count)	data	56	# nui	mber of		

system.l2cache.ReadSharedReq.accesses::total	290	# number of
ReadSharedReq accesses(hits+misses) (Count) system.l2cache.ReadSharedReq.missRate::cpu.in	st 0.974359	# miss rate for
ReadSharedReq accesses (Ratio) system.l2cache.ReadSharedReq.missRate::cpu.da ReadSharedReq accesses (Ratio)	ata 1	# miss rate for
system.l2cache.ReadSharedReq.missRate::total ReadSharedReq accesses (Ratio)	0.979310	# miss rate for
system.l2cache.ReadSharedReq.avgMissLatency: average ReadSharedReq miss latency ((Tick/Coun		19 #
system.l2cache.ReadSharedReq.avgMissLatency: average ReadSharedReq miss latency ((Tick/Coun	.cpu.data 107946.428	8571 #
system.l2cache.ReadSharedReq.avgMissLatency: average ReadSharedReq miss latency ((Tick/Coun	:total 100591.549296	#
system.l2cache.ReadSharedReq.mshrMisses::cpu ReadSharedReq MSHR misses (Count)	i.inst 228	# number of
system.l2cache.ReadSharedReq.mshrMisses::cpu ReadSharedReq MSHR misses (Count)		# number of
system.l2cache.ReadSharedReq.mshrMisses::tota ReadSharedReq MSHR misses (Count)		# number of
system.l2cache.ReadSharedReq.mshrMissLatence number of ReadSharedReq MSHR miss ticks (Tick	x) .	
system.l2cache.ReadSharedReq.mshrMissLatenc number of ReadSharedReq MSHR miss ticks (Tick system.l2cache.ReadSharedReq.mshrMissLatence	x) .	00 # # number
of ReadSharedReq MSHR miss ticks (Tick) system.l2cache.ReadSharedReq.mshrMissRate::c		# mshr
miss rate for ReadSharedReq accesses (Ratio) system.l2cache.ReadSharedReq.mshrMissRate::c	•	# mshr miss
rate for ReadSharedReq accesses (Ratio) system.l2cache.ReadSharedReq.mshrMissRate::te	•	# mshr miss
rate for ReadSharedReq accesses (Ratio) system.l2cache.ReadSharedReq.avgMshrMissLat		087719 #
average ReadSharedReq mshr miss latency ((Tick, system.l2cache.ReadSharedReq.avgMshrMissLate	ency::cpu.data 87946	5.428571 #
average ReadSharedReq mshr miss latency ((Tick, system.l2cache.ReadSharedReq.avgMshrMissLatence)	ency::ťotal 80591.549	296 #
average ReadSharedReq mshr miss latency ((Tick, system.l2cache.power_state.pwrStateResidencyT	icks::UNDEFINED	57467000
# Cumulative time (in ticks) in various power states system.l2cache.tags.tagsInUse 187.69774 use ((Tick/Count))		erage ticks per tags in
system.l2cache.tags.totalRefs 424 valid blocks. (Count)	# Total nui	mber of references to
system.l2cache.tags.sampledRefs 361 to valid blocks. (Count)	# Samp	ole count of references
system.l2cache.tags.avgRefs 1.174515 references to valid blocks. ((Count/Count))	# Avera	age number of
system.l2cache.tags.warmupTick "86000 percentage was hit. (Tick)) # The	tick when the warmup
system.l2cache.tags.occupancies::cpu.inst 106.7 blocks per tick, per requestor ((Count/Tick))		# Average occupied
system.l2cache.tags.occupancies::cpu.data 80.9 blocks per tick, per requestor ((Count/Tick))	972228	# Average occupied

```
system.l2cache.tags.avgOccs::cpu.inst
                                        0.026056
                                                              # Average percentage of
cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data
                                         0.019769
                                                               # Average percentage of
cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total
                                       0.045825
                                                             # Average percentage of
cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskld::1024
                                                361
                                                                 # Occupied blocks per
task id (Count)
system.l2cache.tags.ageTaskld 1024::0
                                            56
                                                            # Occupied blocks per task
id, per block age (Count)
system.l2cache.tags.ageTaskld_1024::1
                                            305
                                                             # Occupied blocks per task
id, per block age (Count)
system.l2cache.tags.ratioOccsTaskld::1024
                                           0.088135
                                                                # Ratio of occupied
blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses
                                         3753
                                                           # Number of tag accesses
(Count)
system.l2cache.tags.dataAccesses
                                          3753
                                                            # Number of data accesses
(Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED
                                                                      57467000
# Cumulative time (in ticks) in various power states (Tick)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port
                                                                                 722
# Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total
                                                                 722
                                                                                  #
Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port
                                                                              23104
# Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total
                                                               23104
                                                                                 #
Cumulative packet size per connected requestor and responder (Byte)
root@5cb9d529d43a:/gem5# ls
CODE-OF-CONDUCT.md MAINTAINERS.yaml TESTING.md ext
                                                                optional-requirements.txt
site scons
CONTRIBUTING.md
                     README
                                     build
                                              hello
                                                    plot_stats.py
                                                                         src
COPYING
                RELEASE-NOTES.md build_opts hello.c pyproject.toml
                                                                             system
                                  build_tools include requirements.txt
KCONFIG.md
                  SConsopts
                                                                          tests
                SConstruct
                                         m5out run hello.py
                                                                     util
LICENSE
                               configs
root@5cb9d529d43a:/gem5# cd configs
root@5cb9d529d43a:/gem5/configs# ls
boot common deprecated dist dram example learning_gem5 network nvm ruby splash2
topologies
root@5cb9d529d43a:/gem5/configs# cd learning gem5
root@5cb9d529d43a:/gem5/configs/learning_gem5# ls
README part1 part2 part3
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# ls
 _pycache__ caches.py simple-arm.py simple-riscv.py simple.py two_level.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano /gem5/configs/
learning_gem5/part1/caches.pyroot@5cb9d529d43a:/gem5/configs/learning_gem5/part1#
nano two level.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ..
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ..
root@5cb9d529d43a:/gem5/configs# cd ..
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
caches.pv
gem5 Simulator System. https://www.gem5.org
```

gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.0.1 gem5 compiled Feb 1 2025 19:59:14 gem5 started Feb 16 2025 21:03:12 gem5 executing on 5cb9d529d43a, pid 48 command line: /qem5/build/X86/qem5.opt /qem5/configs/learning_gem5/part1/caches.py root@5cb9d529d43a:/gem5# ls CODE-OF-CONDUCT.md MAINTAINERS.yaml TESTING.md ext optional-requirements.txt site scons CONTRIBUTING.md README build hello plot stats.pv src COPYING RELEASE-NOTES.md build_opts hello.c pyproject.toml system KCONFIG.md build_tools include requirements.txt **SConsopts** tests LICENSE SConstruct configs m5out run_hello.py util root@5cb9d529d43a:/gem5# cd configs root@5cb9d529d43a:/gem5/configs# ls boot common deprecated dist dram example learning gem5 network nvm ruby splash2 topologies root@5cb9d529d43a:/gem5/configs# cd learning gem5 root@5cb9d529d43a:/gem5/configs/learning_gem5# ls README part1 part2 part3 root@5cb9d529d43a:/gem5/configs/learning_gem5# cd part1 root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# ls _pycache__ caches.py simple-arm.py simple-riscv.py simple.py two_level.py root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ... root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ... root@5cb9d529d43a:/gem5/configs# cd ... root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/ caches.py gem5 Simulator System. https://www.gem5.org gem5 is copyrighted software; use the --copyright option for details. gem5 version 23.0.0.1 gem5 compiled Feb 1 2025 19:59:14 gem5 started Feb 16 2025 23:35:52 gem5 executing on 5cb9d529d43a, pid 53 command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/caches.py root@5cb9d529d43a:/gem5# Is m5out/ config.ini config.json fs stats.txt root@5cb9d529d43a:/gem5# cat m5out/stats.txt | grep cache root@5cb9d529d43a:/gem5# nano caches.py root@5cb9d529d43a:/gem5# cd /gem5/configs/learning_gem5/part1

Use "fg" to return to nano.

[1]+ Stopped nano caches.py root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano caches.py root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano caches.py root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano caches.py

root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano caches.py

```
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cat caches.py
# -*- codina: utf-8 -*-
# Copyright (c) 2015 Jason Power
# All rights reserved.
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution:
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES. INCLUDING. BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
```

""" Caches with options for a simple gem5 configuration script

This file contains L1 I/D and L2 caches to be used in the simple gem5 configuration script. It uses the SimpleOpts wrapper to set up command line options from each individual class.

```
import m5
from m5.objects import Cache

# Add the common scripts to our path m5.util.addToPath("../../")
from common import SimpleOpts

# Some specific options for caches
# For all options see src/mem/cache/BaseCache.py

class L1Cache(Cache):
    """Simple L1 Cache with default values"""

assoc = 2
tag_latency = 2
data_latency = 2
```

```
response_latency = 2
  mshrs = 4
  tgts_per_mshr = 20
  def __init__(self, options=None):
     super(L1Cache, self).__init__()
     pass
  def connectBus(self, bus):
     """Connect this cache to a memory-side bus"""
     self.mem_side = bus.cpu_side_ports
  def connectCPU(self, cpu):
     """Connect this cache's port to a CPU-side port
     This must be defined in a subclass"""
     raise NotImplementedError
class L1ICache(L1Cache):
  """Simple L1 instruction cache with default values"""
  # Set the default size
  size = "16kB"
  SimpleOpts.add_option(
     "--l1i_size", help=f"L1 instruction cache size. Default: {size}"
  def init (self, opts=None):
     super(L1lCache, self).__init__(opts)
     if not opts or not opts.l1i_size:
       return
     self.size = opts.l1i_size
  def connectCPU(self, cpu):
     """Connect this cache's port to a CPU icache port"""
     self.cpu_side = cpu.icache_port
class L1DCache(L1Cache):
  """Simple L1 data cache with default values"""
  # Set the default size
  size = "64kB"
  SimpleOpts.add option(
     "--I1d_size", help=f"L1 data cache size. Default: {size}"
  def __init__(self, opts=None):
     super(L1DCache, self).__init__(opts)
     if not opts or not opts.l1d_size:
       return
     self.size = opts.l1d_size
```

```
def connectCPU(self, cpu):
    """Connect this cache's port to a CPU dcache port"""
    self.cpu_side = cpu.dcache_port
class L2Cache(Cache):
  """Simple L2 Cache with default values"""
  # Default parameters
  size = "256kB"
  assoc = 8
  tag latency = 20
  data_latency = 20
  response latency = 20
  mshrs = 20
  tgts_per_mshr = 12
  SimpleOpts.add_option("--l2_size", help=f"L2 cache size. Default: {size}")
  def __init__(self, opts=None):
    super(L2Cache, self).__init__()
    if not opts or not opts.l2_size:
       return
    self.size = opts.l2_size
  def connectCPUSideBus(self, bus):
    self.cpu_side = bus.mem_side_ports
  def connectMemSideBus(self, bus):
    self.mem side = bus.cpu side ports
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ..
root@5cb9d529d43a:/gem5/configs# cd ..
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple cache sim.pv
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 00:46:25
gem5 executing on 5cb9d529d43a, pid 64
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
AttributeError: Class ClockDomain has no parameter clock
At:
 src/python/m5/SimObject.py(908): setattr
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(11): __init_
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(49): <module>
 src/python/m5/main.py(629): main
```

```
root@5cb9d529d43a:/gem5# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5# cd configs
root@5cb9d529d43a:/gem5/configs# cd learning_gem5
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ...
root@5cb9d529d43a:/gem5/configs# cd ..
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 00:50:16
gem5 executing on 5cb9d529d43a, pid 67
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
SyntaxError: unmatched ')' (simple_cache_sim.py, line 11)
At:
 src/python/m5/main.py(606): main
root@5cb9d529d43a:/gem5# cd /gem5/configs/learning_gem5/part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# ls
 _pycache__ caches.py simple-arm.py simple-riscv.py simple.py simple_cache_sim.py
two_level.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.pv
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ..
root@5cb9d529d43a:/gem5/configs# cd ...
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 00:51:50
gem5 executing on 5cb9d529d43a, pid 70
command line: /qem5/build/X86/qem5.opt /qem5/configs/learning gem5/part1/
simple_cache_sim.py
NameError: name 'Clock' is not defined
At:
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(11): __init_
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(49): <module>
 src/python/m5/main.py(629): main
root@5cb9d529d43a:/gem5# cd /gem5/configs/learning_gem5/part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ...
```

```
root@5cb9d529d43a:/gem5/configs# cd ...
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 00:55:08
gem5 executing on 5cb9d529d43a, pid 72
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
NameError: name 'Clock' is not defined
At:
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(11): __init_
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(49): <module>
 src/python/m5/main.py(629): main
root@5cb9d529d43a:/gem5# cd /gem5/configs/learning_gem5/part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ...
root@5cb9d529d43a:/gem5/configs# cd ..
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 00:59:35
gem5 executing on 5cb9d529d43a, pid 74
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
ValueError: cannot convert '1GHZ' to latency
Error setting param SrcClockDomain.clock to 1GHZ
At:
 src/python/m5/util/convert.py(144): convert
 src/python/m5/util/convert.py(164): toNum
 src/python/m5/util/convert.py(213): anyToLatency
 src/python/m5/params.py(1779): __init__
 src/python/m5/params.py(222): convert
 src/python/m5/params.py(356): stcomp>
 src/python/m5/params.py(355): convert
 src/python/m5/SimObject.py(880): __setattr__
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(11): __init_
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(49): <module>
 src/python/m5/main.py(629): main
root@5cb9d529d43a:/gem5# cd /gem5/configs/learning_gem5/part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
```

```
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ...
root@5cb9d529d43a:/gem5/configs# cd ..
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 01:04:33
gem5 executing on 5cb9d529d43a, pid 76
command line: /qem5/build/X86/qem5.opt /qem5/configs/learning gem5/part1/
simple_cache_sim.py
AttributeError: 'float' object has no attribute 'endswith'
Error setting param SrcClockDomain.clock to 1e-09
At:
 src/python/m5/params.py(1774): __init_
 src/python/m5/params.py(222): convert
 src/python/m5/params.py(361): convert
 src/python/m5/SimObject.py(880): __setattr__
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(12): __init_
 /gem5/configs/learning_gem5/part1/simple_cache_sim.py(50): <module>
 src/python/m5/main.py(629): main
root@5cb9d529d43a:/gem5# cd /gem5/configs/learning gem5
root@5cb9d529d43a:/gem5/configs/learning_gem5# ls
README part1 part2 part3
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# ls
  _pycache__ caches.py simple-arm.py simple-riscv.py simple.py simple_cache_sim.py
two_level.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ,,
bash: cd: ,,: No such file or directory
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ..
root@5cb9d529d43a:/gem5/configs# cd ..
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple cache sim.pv
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 01:08:04
gem5 executing on 5cb9d529d43a, pid 80
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple cache sim.pv
Global frequency set at 100000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
```

src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)

src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.

src/cpu/base.cc:181: fatal: Number of ISAs (0) assigned to the CPU does not equal number of threads (1).

Memory Usage: 624712 KBytes

root@5cb9d529d43a:/gem5# cd gem5/configs/learning_gem5/part1/simple_cache_sim.py bash: cd: gem5/configs/learning_gem5/part1/simple_cache_sim.py: No such file or directory

root@5cb9d529d43a:/gem5# cd gem5/configs/learning_gem5/part1

bash: cd: gem5/configs/learning_gem5/part1: No such file or directory

root@5cb9d529d43a:/gem5# cd configs

root@5cb9d529d43a:/gem5/configs# ls

boot common deprecated dist dram example learning_gem5 network nvm ruby splash2 topologies

root@5cb9d529d43a:/gem5/configs# cd learning_gem5

root@5cb9d529d43a:/gem5/configs/learning_gem5# cd part1

root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# ls

__pycache__ caches.py simple-arm.py simple-riscv.py simple.py simple_cache_sim.py two_level.py

root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py

root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...

root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ..

root@5cb9d529d43a:/gem5/configs# cd ..

root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/ simple cache sim.py

gem5 Simulator System. https://www.gem5.org

gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.0.1

gem5 compiled Feb 1 2025 19:59:14

gem5 started Feb 17 2025 01:13:14

gem5 executing on 5cb9d529d43a, pid 84

command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/

simple_cache_sim.py

Global frequency set at 100000000000 ticks per second

warn: No dot file generated. Please install pydot to generate the dot file and pdf.

src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)

src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.

src/cpu/base.cc:181: fatal: Number of ISAs (0) assigned to the CPU does not equal number of threads (1).

Memory Usage: 624708 KBytes

root@5cb9d529d43a:/gem5# ls /gem5/build/X86/cpu

BaseCPU.py.cc DummyChecker.py.pyo base.o probes profile.o BaseCPU.py.o FuncUnit.py.cc checker BaseCPU.py.pyo FuncUnit.py.o exetrace.o reg_class.o FuncUnit.py.pyo CPUTracers.py.cc simple func_unit.o

CPUTracers.py.o InstPBTrace.py.cc inst_pb_trace.o simple_thread.o CPUTracers.py.pyo InstPBTrace.py.o inteltrace.o static_inst.o CheckerCPU.py.cc InstPBTrace.py.pyo kvm testers

CheckerCPU.py.o StaticInstFlags.py.cc minor thread_context.o

```
CheckerCPU.py.pyo StaticInstFlags.py.o nativetrace.o
                                                          thread_state.o
CpuCluster.py.cc StaticInstFlags.py.pyo nop_static_inst.o timing_expr.o
CpuCluster.pv.o
                 TimingExpr.py.cc
                                      null_static_inst.o trace
CpuCluster.py.pyo TimingExpr.py.o
                                       03
DummyChecker.py.cc TimingExpr.py.pyo
                                           pc_event.o
DummyChecker.py.o activity.o
                                     pred
root@5cb9d529d43a:/gem5# grep -r "class " /gem5/src/cpu/
/gem5/src/cpu/CPUTracers.py:class ExeTracer(InstTracer):
/gem5/src/cpu/CPUTracers.py: cxx class = "gem5::trace::ExeTracer"
/gem5/src/cpu/CPUTracers.py:class IntelTrace(InstTracer):
/gem5/src/cpu/CPUTracers.py: cxx_class = "gem5::trace::IntelTrace"
/gem5/src/cpu/CPUTracers.py:class NativeTrace(ExeTracer):
/gem5/src/cpu/CPUTracers.py: cxx_class = "gem5::trace::NativeTrace"
/gem5/src/cpu/FuncUnit.py:class OpClass(Enum):
/gem5/src/cpu/FuncUnit.py:class OpDesc(SimObject):
/gem5/src/cpu/FuncUnit.py: cxx_class = "gem5::OpDesc"
/gem5/src/cpu/FuncUnit.py:class FUDesc(SimObject):
/gem5/src/cpu/FuncUnit.py: cxx class = "gem5::FUDesc"
/gem5/src/cpu/pred/btb.hh:class DefaultBTB
/gem5/src/cpu/pred/bpred_unit.hh: * Basically a wrapper class to hold both the branch
predictor
/gem5/src/cpu/pred/bpred unit.hh:class BPredUnit: public SimObject
/gem5/src/cpu/pred/multiperspective_perceptron_tage_64KB.hh:class
MPP StatisticalCorrector 64KB: public MPP StatisticalCorrector
/gem5/src/cpu/pred/multiperspective_perceptron_tage_64KB.hh:class
MultiperspectivePerceptronTAGE64KB:
/gem5/src/cpu/pred/loop_predictor.hh:class LoopPredictor: public SimObject
/gem5/src/cpu/pred/loop_predictor.hh: * derived class prediction information in the base
/gem5/src/cpu/pred/multiperspective_perceptron_tage.hh:class MPP_TAGE : public TAGEBase
/gem5/src/cpu/pred/multiperspective_perceptron_tage.hh:class MPP_LoopPredictor: public
LoopPredictor
/gem5/src/cpu/pred/multiperspective_perceptron_tage.hh:class MPP_StatisticalCorrector:
public StatisticalCorrector
/gem5/src/cpu/pred/multiperspective perceptron tage.hh:class
MultiperspectivePerceptronTAGE: public MultiperspectivePerceptron
/gem5/src/cpu/pred/BranchPredictor.py:class IndirectPredictor(SimObject):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
'gem5::branch_prediction::IndirectPredictor"
/gem5/src/cpu/pred/BranchPredictor.py:class SimpleIndirectPredictor(IndirectPredictor):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
'gem5::branch prediction::SimpleIndirectPredictor"
/gem5/src/cpu/pred/BranchPredictor.py:class BranchPredictor(SimObject):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class = "gem5::branch_prediction::BPredUnit"
/gem5/src/cpu/pred/BranchPredictor.py:class LocalBP(BranchPredictor):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class = "gem5::branch_prediction::LocalBP"
/gem5/src/cpu/pred/BranchPredictor.py:class TournamentBP(BranchPredictor):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
'gem5::branch_prediction::TournamentBP"
/gem5/src/cpu/pred/BranchPredictor.py:class BiModeBP(BranchPredictor):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class = "gem5::branch prediction::BiModeBP"
/gem5/src/cpu/pred/BranchPredictor.py:class TAGEBase(SimObject):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class = "gem5::branch_prediction::TAGEBase"
/gem5/src/cpu/pred/BranchPredictor.py:class TAGE(BranchPredictor):
```

```
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class = "gem5::branch_prediction::TAGE"
/gem5/src/cpu/pred/BranchPredictor.py:class LTAGE TAGE(TAGEBase):
/gem5/src/cpu/pred/BranchPredictor.py:class LoopPredictor(SimObject):
/gem5/src/cpu/pred/BranchPredictor.py:
                                       cxx class =
'gem5::branch_prediction::LoopPredictor"
/gem5/src/cpu/pred/BranchPredictor.py:class TAGE_SC_L_TAGE(TAGEBase):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
"gem5::branch_prediction::TAGE_SC_L_TAGE"
/gem5/src/cpu/pred/BranchPredictor.py:class TAGE_SC_L_TAGE_64KB(TAGE_SC_L_TAGE):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
"gem5::branch_prediction::TAGE_SC_L_TAGE_64KB"
/gem5/src/cpu/pred/BranchPredictor.py:class TAGE_SC_L_TAGE_8KB(TAGE_SC_L_TAGE):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
'gem5::branch_prediction::TAGE_SC_L_TAGE_8KB"
/gem5/src/cpu/pred/BranchPredictor.py:class LTAGE(TAGE):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class = "gem5::branch_prediction::LTAGE"
/gem5/src/cpu/pred/BranchPredictor.py:class TAGE_SC_L_LoopPredictor(LoopPredictor):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
"gem5::branch_prediction::TAGE_SC_L_LoopPredictor"
/gem5/src/cpu/pred/BranchPredictor.py:class StatisticalCorrector(SimObject):
                                       cxx_class =
/gem5/src/cpu/pred/BranchPredictor.py:
"gem5::branch prediction::StatisticalCorrector"
/gem5/src/cpu/pred/BranchPredictor.py:# Given this, the TAGE_SC_L class is left abstract
/gem5/src/cpu/pred/BranchPredictor.py:class TAGE SC L(LTAGE):
/gem5/src/cpu/pred/BranchPredictor.py:
                                       cxx class =
"gem5::branch_prediction::TAGE_SC_L"
/gem5/src/cpu/pred/BranchPredictor.py:class
TAGE_SC_L_64KB_LoopPredictor(TAGE_SC_L_LoopPredictor):
/gem5/src/cpu/pred/BranchPredictor.py:class
TAGE_SC_L_8KB_LoopPredictor(TAGE_SC_L_LoopPredictor):
/gem5/src/cpu/pred/BranchPredictor.py:class
TAGE_SC_L_64KB_StatisticalCorrector(StatisticalCorrector):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
"gem5::branch_prediction::TAGE_SC_L_64KB_StatisticalCorrector"
/gem5/src/cpu/pred/BranchPredictor.py:class
TAGE_SC_L_8KB_StatisticalCorrector(StatisticalCorrector):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
'gem5::branch_prediction::TAGE_SC_L_8KB_StatisticalCorrector"
/gem5/src/cpu/pred/BranchPredictor.py:class TAGE_SC_L_64KB(TAGE_SC_L):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
gem5::branch_prediction::TAGE_SC_L_64KB"
/gem5/src/cpu/pred/BranchPredictor.py:class TAGE_SC_L_8KB(TAGE_SC_L):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
gem5::branch prediction::TAGE SC L 8KB"
/gem5/src/cpu/pred/BranchPredictor.py:class MultiperspectivePerceptron(BranchPredictor):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
gem5::branch_prediction::MultiperspectivePerceptron"
/gem5/src/cpu/pred/BranchPredictor.py:class
MultiperspectivePerceptron8KB(MultiperspectivePerceptron):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
"gem5::branch prediction::MultiperspectivePerceptron8KB"
/gem5/src/cpu/pred/BranchPredictor.py:class
MultiperspectivePerceptron64KB(MultiperspectivePerceptron):
```

```
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
gem5::branch prediction::MultiperspectivePerceptron64KB"
/gem5/src/cpu/pred/BranchPredictor.py:class MPP_TAGE(TAGEBase):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class = "gem5::branch_prediction::MPP_TAGE"
/gem5/src/cpu/pred/BranchPredictor.py:class MPP_LoopPredictor(LoopPredictor):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
'gem5::branch prediction::MPP LoopPredictor"
/gem5/src/cpu/pred/BranchPredictor.py:class MPP_StatisticalCorrector(StatisticalCorrector):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
'gem5::branch_prediction::MPP_StatisticalCorrector"
/gem5/src/cpu/pred/BranchPredictor.py:class
MultiperspectivePerceptronTAGE(MultiperspectivePerceptron):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
'gem5::branch_prediction::MultiperspectivePerceptronTAGE"
/gem5/src/cpu/pred/BranchPredictor.py:class
MPP_StatisticalCorrector_64KB(MPP_StatisticalCorrector):
/gem5/src/cpu/pred/BranchPredictor.py:
                                       cxx_class =
"gem5::branch prediction::MPP StatisticalCorrector 64KB"
/gem5/src/cpu/pred/BranchPredictor.py:class
MultiperspectivePerceptronTAGE64KB(MultiperspectivePerceptronTAGE):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
"gem5::branch_prediction::MultiperspectivePerceptronTAGE64KB"
/gem5/src/cpu/pred/BranchPredictor.py:class MPP_TAGE_8KB(MPP_TAGE):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
'gem5::branch_prediction::MPP_TAGE_8KB"
/gem5/src/cpu/pred/BranchPredictor.py:class MPP_LoopPredictor_8KB(MPP_LoopPredictor):
/gem5/src/cpu/pred/BranchPredictor.py: cxx_class =
gem5::branch_prediction::MPP_LoopPredictor_8KB"
/gem5/src/cpu/pred/BranchPredictor.py:class
MPP_StatisticalCorrector_8KB(MPP_StatisticalCorrector):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
'gem5::branch_prediction::MPP_StatisticalCorrector_8KB"
/gem5/src/cpu/pred/BranchPredictor.py:class
MultiperspectivePerceptronTAGE8KB(MultiperspectivePerceptronTAGE):
/gem5/src/cpu/pred/BranchPredictor.py: cxx class =
'gem5::branch_prediction::MultiperspectivePerceptronTAGE8KB"
/gem5/src/cpu/pred/2bit_local.hh:class LocalBP : public BPredUnit
/gem5/src/cpu/pred/tage_sc_l.cc: * TAGE-SC-L branch predictor base class (devised by Andre
Seznec)
/gem5/src/cpu/pred/tage_sc_l_64KB.hh:class TAGE_SC_L_TAGE_64KB : public
TAGE_SC_L_TAGE
/gem5/src/cpu/pred/tage_sc_I_64KB.hh:class TAGE_SC_L_64KB_StatisticalCorrector: public
StatisticalCorrector
/gem5/src/cpu/pred/tage_sc_l_64KB.hh:class TAGE_SC_L_64KB : public TAGE_SC_L
/gem5/src/cpu/pred/multiperspective_perceptron_tage_8KB.hh:class MPP_TAGE_8KB: public
MPP TAGE
/gem5/src/cpu/pred/multiperspective_perceptron_tage_8KB.hh:class
MPP_LoopPredictor_8KB: public MPP_LoopPredictor
/gem5/src/cpu/pred/multiperspective_perceptron_tage_8KB.hh:class
MPP_StatisticalCorrector_8KB: public MPP_StatisticalCorrector
/gem5/src/cpu/pred/multiperspective perceptron tage 8KB.hh:class
MultiperspectivePerceptronTAGE8KB:
/gem5/src/cpu/pred/tage_base.cc: // Nothing for this base class implementation
```

```
/gem5/src/cpu/pred/tage_sc_l_8KB.hh:class TAGE_SC_L_TAGE_8KB : public
TAGE_SC_L_TAGE
/gem5/src/cpu/pred/tage_sc_l_8KB.hh:class TAGE_SC_L_8KB_StatisticalCorrector: public
StatisticalCorrector
/gem5/src/cpu/pred/tage_sc_l_8KB.hh:class TAGE_SC_L_8KB : public TAGE_SC_L
/gem5/src/cpu/pred/ras.hh:class ReturnAddrStack
/gem5/src/cpu/pred/tage_base.hh:class TAGEBase : public SimObject
/gem5/src/cpu/pred/tage_base.hh: * storing derived class prediction information in the
                                   * storing derived class prediction information in the
/gem5/src/cpu/pred/tage base.hh:
/gem5/src/cpu/pred/tage_base.hh:
                                   * For this base TAGE class it does nothing
/gem5/src/cpu/pred/bi_mode.hh:class BiModeBP : public BPredUnit
/gem5/src/cpu/pred/multiperspective_perceptron_64KB.hh:class
MultiperspectivePerceptron64KB: public MultiperspectivePerceptron
/gem5/src/cpu/pred/multiperspective_perceptron.hh:class MultiperspectivePerceptron: public
BPredUnit
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class MPPBranchInfo
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class LocalHistories
/gem5/src/cpu/pred/multiperspective perceptron.hh:
                                                     * Base class to implement the
predictor tables.
/gem5/src/cpu/pred/multiperspective perceptron.hh:
                                                      /** Reference to the branch predictor
class */
/gem5/src/cpu/pred/multiperspective perceptron.hh:
                                                    class GHIST: public HistorySpec
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class ACYCLIC: public HistorySpec
                                                    class MODHIST : public HistorySpec
/gem5/src/cpu/pred/multiperspective perceptron.hh:
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class BIAS: public HistorySpec
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class RECENCY: public HistorySpec
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class IMLI: public HistorySpec
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class PATH: public HistorySpec
/gem5/src/cpu/pred/multiperspective perceptron.hh:
                                                    class LOCAL: public HistorySpec
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class MODPATH: public HistorySpec
                                                    class GHISTPATH: public HistorySpec
/gem5/src/cpu/pred/multiperspective perceptron.hh:
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class GHISTMODPATH: public
HistorySpec
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class BLURRYPATH: public
HistorySpec
/gem5/src/cpu/pred/multiperspective_perceptron.hh:
                                                    class RECENCYPOS: public
HistorySpec
/gem5/src/cpu/pred/multiperspective_perceptron.hh: class SGHISTPATH: public
HistorySpec
/gem5/src/cpu/pred/ltage.hh:class LTAGE: public TAGE
/gem5/src/cpu/pred/ltage.hh: // Base class methods.
/gem5/src/cpu/pred/ltage.hh:
                             * derived class prediction information in the base class.
/gem5/src/cpu/pred/tage.hh:class TAGE: public BPredUnit
/gem5/src/cpu/pred/tage.hh: // Base class methods.
/gem5/src/cpu/pred/simple_indirect.hh:class SimpleIndirectPredictor: public IndirectPredictor
/gem5/src/cpu/pred/multiperspective perceptron 8KB.hh:class
MultiperspectivePerceptron8KB: public MultiperspectivePerceptron
/gem5/src/cpu/pred/statistical corrector.hh:class StatisticalCorrector: public SimObject
/gem5/src/cpu/pred/tournament.hh:class TournamentBP: public BPredUnit
/gem5/src/cpu/pred/indirect.hh:class IndirectPredictor: public SimObject
/gem5/src/cpu/pred/tage_sc_l.hh: * TAGE-SC-L branch predictor base class (devised by Andre
Seznec)
/gem5/src/cpu/pred/tage_sc_l.hh:class TAGE_SC_L_TAGE : public TAGEBase
/gem5/src/cpu/pred/tage_sc_l.hh:class TAGE_SC_L_LoopPredictor: public LoopPredictor
```

```
/gem5/src/cpu/pred/tage_sc_l.hh:class TAGE_SC_L: public LTAGE
/gem5/src/cpu/minor/execute.cc: for (int op_class = No_OpClass + 1; op_class <
Num_OpClasses; op_class++) {
/gem5/src/cpu/minor/pipe_data.hh: * Contains class definitions for data flowing between
pipeline stages in
/gem5/src/cpu/minor/pipe_data.hh:class BranchData /* : public ReportIF, public BubbleIF */
/gem5/src/cpu/minor/pipe_data.hh:class ForwardLineData /* : public ReportIF, public BubbleIF
/gem5/src/cpu/minor/pipe_data.hh:class ForwardInstData /* : public ReportIF, public BubbleIF
/gem5/src/cpu/minor/trace.hh:template <class ...Args>
/gem5/src/cpu/minor/trace.hh:template <class ...Args>
/gem5/src/cpu/minor/trace.hh:template <class ...Args>
/gem5/src/cpu/minor/func_unit.hh: * also allow for future additions to op class checking */
/gem5/src/cpu/minor/func_unit.hh:class MinorOpClass : public SimObject
/gem5/src/cpu/minor/func_unit.hh:class MinorOpClassSet : public SimObject
/gem5/src/cpu/minor/func_unit.hh: /** Does this set support the given op class */
/gem5/src/cpu/minor/func_unit.hh:class MinorFUTiming: public SimObject
/gem5/src/cpu/minor/func_unit.hh: /** Does the extra decode in this object support the given
op class */
/gem5/src/cpu/minor/func_unit.hh:class MinorFU: public SimObject
/gem5/src/cpu/minor/func_unit.hh:class MinorFUPool: public SimObject
/gem5/src/cpu/minor/func_unit.hh:/** Container class to box instructions in the FUs to make
/gem5/src/cpu/minor/func_unit.hh:class QueuedInst
/gem5/src/cpu/minor/func_unit.hh:class FUPipeline: public FUPipelineBase, public FuncUnit
/gem5/src/cpu/minor/activity.hh:class MinorActivityRecorder: public ActivityRecorder
/gem5/src/cpu/minor/decode.hh:class Decode: public Named
/gem5/src/cpu/minor/cpu.hh:class Pipeline;
/gem5/src/cpu/minor/cpu.hh:class MinorCPU: public BaseCPU
/gem5/src/cpu/minor/cpu.hh: /** Provide a non-protected base class for Minor's Ports as
derived
/gem5/src/cpu/minor/cpu.hh: class MinorCPUPort: public RequestPort
/gem5/src/cpu/minor/pipeline.hh: * class itself
/gem5/src/cpu/minor/pipeline.hh:class Pipeline: public Ticked
/gem5/src/cpu/minor/exec_context.hh:class Execute;
/gem5/src/cpu/minor/exec_context.hh:class ExecContext : public gem5::ExecContext
/gem5/src/cpu/minor/lsq.hh:class Execute;
/gem5/src/cpu/minor/lsq.hh:class LSQ: public Named
/gem5/src/cpu/minor/lsg.hh: class DcachePort : public MinorCPU::MinorCPUPort
/gem5/src/cpu/minor/lsq.hh:
                             class LSQRequest:
/gem5/src/cpu/minor/lsg.hh:
                             class SpecialDataRequest: public LSQRequest
/gem5/src/cpu/minor/lsq.hh:
                             class FailedDataRequest: public SpecialDataRequest
/gem5/src/cpu/minor/lsq.hh:
                             class BarrierDataRequest : public SpecialDataRequest
/gem5/src/cpu/minor/lsq.hh:
                             class SingleDataRequest : public LSQRequest
/gem5/src/cpu/minor/lsg.hh:
                             class SplitDataRequest: public LSQRequest
/gem5/src/cpu/minor/lsq.hh:
                             class StoreBuffer: public Named
/gem5/src/cpu/minor/buffers.hh:/** Interface class for data with reporting/tracing facilities. This
/gem5/src/cpu/minor/buffers.hh:class ReportIF
/gem5/src/cpu/minor/buffers.hh:/** Interface class for data with 'bubble' values. This interface
doesn't
/gem5/src/cpu/minor/buffers.hh:class BubbleIF
/gem5/src/cpu/minor/buffers.hh:class ReportTraitsAdaptor
/gem5/src/cpu/minor/buffers.hh:class ReportTraitsPtrAdaptor
```

```
/gem5/src/cpu/minor/buffers.hh:class NoBubbleTraits
/gem5/src/cpu/minor/buffers.hh:class BubbleTraitsAdaptor
/gem5/src/cpu/minor/buffers.hh:class BubbleTraitsPtrAdaptor
/gem5/src/cpu/minor/buffers.hh:class MinorBuffer : public Named, public
TimeBuffer<ElemType>
/gem5/src/cpu/minor/buffers.hh:class Latch
/gem5/src/cpu/minor/buffers.hh:
                                class Input
/gem5/src/cpu/minor/buffers.hh:
                                class Output
/gem5/src/cpu/minor/buffers.hh:/** A pipeline simulating class that will stall (not advance when
advance()
/gem5/src/cpu/minor/buffers.hh:class SelfStallingPipeline : public MinorBuffer<ElemType,
ReportTraits>
/gem5/src/cpu/minor/buffers.hh:/** Base class for space reservation requestable objects */
/gem5/src/cpu/minor/buffers.hh:class Reservable
/gem5/src/cpu/minor/buffers.hh:class Queue: public Named, public Reservable
/gem5/src/cpu/minor/buffers.hh: * The purpose of this class is to allow the faster operation of
aueues of
/gem5/src/cpu/minor/buffers.hh: * class name */
/gem5/src/cpu/minor/buffers.hh:class InputBuffer : public Reservable
/gem5/src/cpu/minor/fetch2.cc:
                                         // Collect some basic inst class stats
/gem5/src/cpu/minor/dyn_inst.hh:class MinorDynInst;
/gem5/src/cpu/minor/dyn_inst.hh:class InstId
/gem5/src/cpu/minor/dyn_inst.hh:class MinorDynInst;
/gem5/src/cpu/minor/dyn inst.hh:class MinorDynInst: public RefCounted
/gem5/src/cpu/minor/execute.hh:class Execute: public Named
/gem5/src/cpu/minor/fetch1.hh:class Fetch1 : public Named
/gem5/src/cpu/minor/fetch1.hh: class IcachePort : public MinorCPU::MinorCPUPort
/gem5/src/cpu/minor/fetch1.hh:
                               class FetchRequest:
/gem5/src/cpu/minor/fetch2.hh:class Fetch2: public Named
/gem5/src/cpu/minor/scoreboard.hh:class Scoreboard: public Named
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorOpClass(SimObject):
/gem5/src/cpu/minor/BaseMinorCPU.py: cxx_class = "gem5::MinorOpClass"
/gem5/src/cpu/minor/BaseMinorCPU.py: opClass = Param.OpClass("op class to match")
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorOpClassSet(SimObject):
/gem5/src/cpu/minor/BaseMinorCPU.py: cxx_class = "gem5::MinorOpClassSet"
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorFUTiming(SimObject):
/gem5/src/cpu/minor/BaseMinorCPU.py: cxx_class = "gem5::MinorFUTiming"
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorFU(SimObject):
/gem5/src/cpu/minor/BaseMinorCPU.py: cxx_class = "gem5::MinorFU"
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorFUPool(SimObject):
/gem5/src/cpu/minor/BaseMinorCPU.py: cxx_class = "gem5::MinorFUPool"
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultIntFU(MinorFU):
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultIntMulFU(MinorFU):
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultIntDivFU(MinorFU):
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultFloatSimdFU(MinorFU):
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultPredFU(MinorFU):
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultMemFU(MinorFU):
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultMiscFU(MinorFU):
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultVecFU(MinorFU):
/gem5/src/cpu/minor/BaseMinorCPU.py:class MinorDefaultFUPool(MinorFUPool):
/gem5/src/cpu/minor/BaseMinorCPU.py:class ThreadPolicy(Enum):
/gem5/src/cpu/minor/BaseMinorCPU.py:class BaseMinorCPU(BaseCPU):
/gem5/src/cpu/minor/BaseMinorCPU.py: cxx class = "gem5::MinorCPU"
/gem5/src/cpu/thread_state.hh:class Checkpoint;
```

```
/gem5/src/cpu/BaseCPU.py:class BaseCPU(ClockedObject):
/gem5/src/cpu/BaseCPU.py: cxx_class = "gem5::BaseCPU"
/gem5/src/cpu/DummyChecker.py:class DummyChecker(CheckerCPU):
/gem5/src/cpu/DummyChecker.py: cxx_class = "gem5::DummyChecker"
/gem5/src/cpu/reg_class.hh:// "Standard" register class names. Using these is encouraged but
optional.
/gem5/src/cpu/reg_class.hh:class RegClass;
/gem5/src/cpu/reg_class.hh:class RegClassIterator;
/gem5/src/cpu/reg_class.hh:class BaseISA;
/gem5/src/cpu/reg_class.hh:/** Register ID: describe an architectural register with its class and
index.
/gem5/src/cpu/reg_class.hh:class RegId
/gem5/src/cpu/reg_class.hh: friend class RegClassIterator;
/gem5/src/cpu/reg_class.hh: /** Return a const char* with the register class name. */
/gem5/src/cpu/reg_class.hh:class RegClassOps
/gem5/src/cpu/reg_class.hh:class RegClassIterator;
/gem5/src/cpu/reg_class.hh:class RegClass
/gem5/src/cpu/reg class.hh:
                               RegClass reg class = *this;
/gem5/src/cpu/reg_class.hh:
                               RegClass reg_class = *this;
/gem5/src/cpu/reg_class.hh: template < class RegType>
/gem5/src/cpu/reg_class.hh:
                               RegClass reg_class = *this;
/gem5/src/cpu/reg_class.hh:class RegClassIterator
/gem5/src/cpu/reg_class.hh: friend class RegClass;
/gem5/src/cpu/reg_class.hh:class TypedRegClassOps : public RegClassOps
/gem5/src/cpu/reg_class.hh:class VecElemRegClassOps : public
TypedRegClassOps<ValueType>
/gem5/src/cpu/reg_class.hh:class PhysRegId : private RegId
/gem5/src/cpu/dummy_checker.hh: * Specific non-templated derived class used for SimObject
configuration.
/gem5/src/cpu/dummy_checker.hh:class DummyChecker : public CheckerCPU
/gem5/src/cpu/inst_pb_trace.hh:class Inst;
/gem5/src/cpu/inst_pb_trace.hh:class ThreadContext;
/gem5/src/cpu/inst_pb_trace.hh:class InstPBTraceRecord : public InstRecord
/gem5/src/cpu/inst_pb_trace.hh:class InstPBTrace : public InstTracer
/gem5/src/cpu/inst_pb_trace.hh: friend class InstPBTraceRecord;
/gem5/src/cpu/CpuCluster.py:class CpuCluster(SubSystem):
/gem5/src/cpu/CpuCluster.py: cxx_class = "gem5::CpuCluster"
/gem5/src/cpu/CpuCluster.py:
                                 # class variables
/gem5/src/cpu/nativetrace.hh:class ThreadContext;
/gem5/src/cpu/nativetrace.hh:class NativeTrace;
/gem5/src/cpu/nativetrace.hh:class NativeTraceRecord : public ExeTracerRecord
/gem5/src/cpu/nativetrace.hh:class NativeTrace: public ExeTracer
/gem5/src/cpu/nativetrace.hh: template<class T>
/gem5/src/cpu/thread_context.hh:class BaseCPU;
/gem5/src/cpu/thread_context.hh:class BaseMMU;
/gem5/src/cpu/thread context.hh:class BaseTLB;
/gem5/src/cpu/thread_context.hh:class CheckerCPU;
/gem5/src/cpu/thread_context.hh:class Checkpoint;
/gem5/src/cpu/thread_context.hh:class InstDecoder;
/gem5/src/cpu/thread_context.hh:class PortProxy;
/gem5/src/cpu/thread context.hh:class Process;
/gem5/src/cpu/thread_context.hh:class System;
/gem5/src/cpu/thread context.hh:class Packet;
/gem5/src/cpu/thread_context.hh: * ThreadState is an abstract class that exactly defines the
```

```
/gem5/src/cpu/thread_context.hh:class ThreadContext: public PCEventScope
/gem5/src/cpu/StaticInstFlags.py:# - The IsInteger and IsFloating flags are based on the class
of registers
/gem5/src/cpu/StaticInstFlags.py:class StaticInstFlags(Enum):
/gem5/src/cpu/checker/cpu_impl.hh:template <class DynInstPtr>
/gem5/src/cpu/checker/cpu_impl.hh:template <class DynInstPtr>
/gem5/src/cpu/checker/cpu impl.hh:template <class DynInstPtr>
/gem5/src/cpu/checker/cpu_impl.hh:template <class DynInstPtr>
/gem5/src/cpu/checker/thread_context.hh: * Derived ThreadContext class for use with the
Checker. The template
/gem5/src/cpu/checker/thread context.hh: * parameter is the ThreadContext class used by the
specific CPU being
/gem5/src/cpu/checker/thread context.hh:template <class TC>
/gem5/src/cpu/checker/thread_context.hh:class CheckerThreadContext : public
ThreadContext
/gem5/src/cpu/checker/thread_context.hh: /** The main CPU's ThreadContext, or class that
implements the
/gem5/src/cpu/checker/cpu.hh:class ThreadContext;
/gem5/src/cpu/checker/cpu.hh:class Request;
/gem5/src/cpu/checker/cpu.hh:class CheckerCPU: public BaseCPU, public ExecContext
/gem5/src/cpu/checker/cpu.hh: * Templated Checker class. This Checker class is templated
/gem5/src/cpu/checker/cpu.hh:template <class DynInstPtr>
/gem5/src/cpu/checker/cpu.hh:class Checker: public CheckerCPU
/gem5/src/cpu/regfile.hh:class RegFile
/gem5/src/cpu/func_unit.hh:// (1) OpDesc - Describes the operation class & latencies
/gem5/src/cpu/func_unit.hh:class OpDesc: public SimObject
/gem5/src/cpu/func_unit.hh:class FUDesc : public SimObject
/gem5/src/cpu/func_unit.hh:class FuncUnit
/gem5/src/cpu/activity.hh: * ActivityRecorder helper class that informs the CPU if it can switch
/gem5/src/cpu/activity.hh:class ActivityRecorder
/gem5/src/cpu/InstPBTrace.py:class InstPBTrace(InstTracer):
/gem5/src/cpu/InstPBTrace.py: cxx_class = "gem5::trace::InstPBTrace"
/gem5/src/cpu/trace/TraceCPU.py:class TraceCPU(BaseCPU):
/gem5/src/cpu/trace/TraceCPU.py: cxx_class = "gem5::TraceCPU"
/gem5/src/cpu/trace/trace_cpu.hh: * encapsulated in the subclass ElasticDataGen.
/gem5/src/cpu/trace/trace_cpu.hh: * Therefore, the Trace CPU also models hardware
resources. A sub-class to
/gem5/src/cpu/trace/trace_cpu.hh: * class as a down counter is used to implement multi Trace
CPU simulation
/gem5/src/cpu/trace/trace_cpu.hh:class TraceCPU: public BaseCPU
/gem5/src/cpu/trace/trace_cpu.hh:
                                   * IcachePort class that interfaces with L1 Instruction
/gem5/src/cpu/trace/trace cpu.hh:
                                   class IcachePort: public RequestPort
/gem5/src/cpu/trace/trace_cpu.hh:
                                    * DcachePort class that interfaces with L1 Data Cache.
/gem5/src/cpu/trace/trace cpu.hh:
                                   class DcachePort : public RequestPort
/gem5/src/cpu/trace/trace_cpu.hh:
                                   class FixedRetryGen
```

```
/gem5/src/cpu/trace/trace_cpu.hh:
                                     class InputStream
/gem5/src/cpu/trace/trace cpu.hh:
                                   class ElasticDataGen
/gem5/src/cpu/trace/trace_cpu.hh:
                                     class GraphNode
/gem5/src/cpu/trace/trace_cpu.hh:
                                      * The HardwareResource class models structures that
hold the in-flight
/gem5/src/cpu/trace/trace_cpu.hh:
                                     class HardwareResource
/gem5/src/cpu/trace/trace cpu.hh:
                                     class InputStream
/gem5/src/cpu/thread context.cc:
                                  const auto *vec_class = regClasses.at(VecRegClass);
/gem5/src/cpu/thread context.cc:
                                  const auto *vec_pred_class =
regClasses.at(VecPredRegClass);
/gem5/src/cpu/thread context.cc:
                                  const auto *mat_class = regClasses.at(MatRegClass);
/gem5/src/cpu/exetrace.hh:class ThreadContext;
/gem5/src/cpu/exetrace.hh:class ExeTracerRecord : public InstRecord
/gem5/src/cpu/exetrace.hh:class ExeTracer : public InstTracer
/gem5/src/cpu/inteltrace.hh:class IntelTraceRecord : public InstRecord
/gem5/src/cpu/inteltrace.hh:class IntelTrace : public InstTracer
/gem5/src/cpu/decode_cache.hh:template<class Value, Addr CacheChunkShift = 12>
/gem5/src/cpu/decode cache.hh:class AddrMap
/gem5/src/cpu/base.hh:class BaseCPU;
/gem5/src/cpu/base.hh:class CheckerCPU;
/gem5/src/cpu/base.hh:class ThreadContext;
/gem5/src/cpu/base.hh:class CPUProgressEvent : public Event
/gem5/src/cpu/base.hh:class BaseCPU: public ClockedObject
/gem5/src/cpu/static inst fwd.hh:class StaticInst;
/gem5/src/cpu/exec_context.hh: * The ExecContext is an abstract base class the provides the
/gem5/src/cpu/exec_context.hh: * Register accessor methods in this class typically provide the
index
/gem5/src/cpu/exec_context.hh: * @note The methods in this class typically take a raw pointer
to the
/gem5/src/cpu/exec_context.hh:class ExecContext
/gem5/src/cpu/timebuf.hh:template <class T>
/gem5/src/cpu/timebuf.hh:class TimeBuffer
/gem5/src/cpu/timebuf.hh: friend class wire;
/gem5/src/cpu/timebuf.hh:
                           class wire
/gem5/src/cpu/timebuf.hh:
                             friend class TimeBuffer;
/gem5/src/cpu/timing_expr.hh:class TimingExprLet;
/gem5/src/cpu/timing_expr.hh:class TimingExprEvalContext
/gem5/src/cpu/timing_expr.hh:class TimingExpr : public SimObject
/gem5/src/cpu/timing_expr.hh:class TimingExprLiteral : public TimingExpr
/gem5/src/cpu/timing_expr.hh:class_TimingExprSrcReg: public_TimingExpr
/gem5/src/cpu/timing_expr.hh:class TimingExprLet : public TimingExpr
/gem5/src/cpu/timing_expr.hh:class TimingExprRef: public TimingExpr
/gem5/src/cpu/timing_expr.hh:class TimingExprUn: public TimingExpr
/gem5/src/cpu/timing_expr.hh:class TimingExprBin: public TimingExpr
/gem5/src/cpu/timing_expr.hh:class TimingExprlf: public TimingExpr
/gem5/src/cpu/simple/BaseSimpleCPU.py:class BaseSimpleCPU(BaseCPU):
/gem5/src/cpu/simple/BaseSimpleCPU.py: cxx_class = "gem5::BaseSimpleCPU"
/gem5/src/cpu/simple/BaseTimingSimpleCPU.py:class
BaseTimingSimpleCPU(BaseSimpleCPU):
/gem5/src/cpu/simple/BaseTimingSimpleCPU.py: cxx_class = "gem5::TimingSimpleCPU"
/gem5/src/cpu/simple/atomic.hh:class AtomicSimpleCPU: public BaseSimpleCPU
/gem5/src/cpu/simple/atomic.hh: class AtomicCPUPort : public RequestPort
/gem5/src/cpu/simple/atomic.hh: class AtomicCPUDPort: public AtomicCPUPort
```

```
/gem5/src/cpu/simple/BaseAtomicSimpleCPU.py:class
BaseAtomicSimpleCPU(BaseSimpleCPU):
/gem5/src/cpu/simple/BaseAtomicSimpleCPU.py:
                                                cxx_class = "gem5::AtomicSimpleCPU"
/gem5/src/cpu/simple/base.hh:class Checkpoint;
/gem5/src/cpu/simple/base.hh:class Process;
/gem5/src/cpu/simple/base.hh:class Processor;
/gem5/src/cpu/simple/base.hh:class ThreadContext;
/gem5/src/cpu/simple/base.hh:
                               class InstRecord;
/gem5/src/cpu/simple/base.hh:
                               class BPredUnit;
/gem5/src/cpu/simple/base.hh:class SimpleExecContext;
/gem5/src/cpu/simple/base.hh:class BaseSimpleCPU: public BaseCPU
/gem5/src/cpu/simple/exec_context.hh:class BaseSimpleCPU;
/gem5/src/cpu/simple/exec_context.hh:class SimpleExecContext : public ExecContext
/gem5/src/cpu/simple/timing.hh:class TimingSimpleCPU: public BaseSimpleCPU
/gem5/src/cpu/simple/timing.hh:
                                class SplitMainSenderState: public Packet::SenderState
/gem5/src/cpu/simple/timing.hh:
                                class SplitFragmentSenderState: public
Packet::SenderState
/gem5/src/cpu/simple/timing.hh:
                                class FetchTranslation: public BaseMMU::Translation
/gem5/src/cpu/simple/timing.hh:
                                class TimingCPUPort: public RequestPort
/gem5/src/cpu/simple/timing.hh:
                                class IcachePort: public TimingCPUPort
/gem5/src/cpu/simple/timing.hh:
                                class DcachePort : public TimingCPUPort
/gem5/src/cpu/simple/probes/SimPoint.py:class SimPoint(ProbeListenerObject):
/gem5/src/cpu/simple/probes/SimPoint.py: cxx_class = "gem5::SimPoint"
/gem5/src/cpu/simple/probes/simpoint.hh:class SimPoint: public ProbeListenerObject
/gem5/src/cpu/simple/BaseNonCachingSimpleCPU.py:class
BaseNonCachingSimpleCPU(BaseAtomicSimpleCPU):
/gem5/src/cpu/simple/BaseNonCachingSimpleCPU.py:
                                                     cxx_class =
gem5::NonCachingSimpleCPU"
/gem5/src/cpu/simple/noncaching.hh:class NonCachingSimpleCPU: public AtomicSimpleCPU
/gem5/src/cpu/nop_static_inst.cc:class NopStaticInst : public StaticInst
/gem5/src/cpu/profile.hh:class ThreadContext;
/gem5/src/cpu/profile.hh:class FunctionProfile;
/gem5/src/cpu/profile.hh: class SymbolTable;
/gem5/src/cpu/profile.hh:class BaseStackTrace
/gem5/src/cpu/profile.hh:class ProfileNode
/gem5/src/cpu/profile.hh: friend class FunctionProfile;
/gem5/src/cpu/profile.hh:class FunctionProfile
/gem5/src/cpu/profile.hh: friend class ProfileNode;
/gem5/src/cpu/TimingExpr.py:class TimingExpr(SimObject):
/gem5/src/cpu/TimingExpr.py:
                              cxx class = "gem5::TimingExpr"
/gem5/src/cpu/TimingExpr.py:class TimingExprLiteral(TimingExpr):
/gem5/src/cpu/TimingExpr.py: cxx_class = "gem5::TimingExprLiteral"
/gem5/src/cpu/TimingExpr.py:class TimingExpr0(TimingExprLiteral):
/gem5/src/cpu/TimingExpr.py:class TimingExprSrcReg(TimingExpr):
/gem5/src/cpu/TimingExpr.py: cxx_class = "gem5::TimingExprSrcReg"
/gem5/src/cpu/TimingExpr.py:class TimingExprLet(TimingExpr):
/gem5/src/cpu/TimingExpr.py: cxx_class = "gem5::TimingExprLet"
/gem5/src/cpu/TimingExpr.py:class TimingExprRef(TimingExpr):
/gem5/src/cpu/TimingExpr.py: cxx_class = "gem5::TimingExprRef"
/gem5/src/cpu/TimingExpr.py:class TimingExprOp(Enum):
/gem5/src/cpu/TimingExpr.py:class TimingExprUn(TimingExpr):
/gem5/src/cpu/TimingExpr.py: cxx_class = "gem5::TimingExprUn"
/gem5/src/cpu/TimingExpr.py:class TimingExprBin(TimingExpr):
/gem5/src/cpu/TimingExpr.py: cxx_class = "gem5::TimingExprBin"
```

```
/gem5/src/cpu/TimingExpr.py:class TimingExprlf(TimingExpr):
/gem5/src/cpu/TimingExpr.py: cxx_class = "gem5::TimingExprlf"
/gem5/src/cpu/kvm/device.hh:class KvmDevice
/gem5/src/cpu/kvm/timer.hh:class BaseKvmTimer
/gem5/src/cpu/kvm/timer.hh:class PosixKvmTimer : public BaseKvmTimer
/gem5/src/cpu/kvm/timer.hh:class PerfKvmTimer : public BaseKvmTimer
/gem5/src/cpu/kvm/vm.hh:class BaseKvmCPU;
/gem5/src/cpu/kvm/vm.hh:class System;
/gem5/src/cpu/kvm/vm.hh:class Kvm
/gem5/src/cpu/kvm/vm.hh: friend class KvmVM;
/gem5/src/cpu/kvm/vm.hh:class KvmVM: public SimObject
/gem5/src/cpu/kvm/vm.hh: friend class BaseKvmCPU;
/gem5/src/cpu/kvm/vm.hh: class MemorySlot
/gem5/src/cpu/kvm/perfevent.hh:class PerfKvmCounterConfig
/gem5/src/cpu/kvm/perfevent.hh:class PerfKvmCounter
/gem5/src/cpu/kvm/KvmVM.py:class KvmVM(SimObject):
/gem5/src/cpu/kvm/KvmVM.py: cxx_class = "gem5::KvmVM"
/gem5/src/cpu/kvm/base.hh:class ThreadContext;
/gem5/src/cpu/kvm/base.hh: * Base class for KVM based CPU models
/gem5/src/cpu/kvm/base.hh:class BaseKvmCPU: public BaseCPU
/gem5/src/cpu/kvm/base.hh: class KVMCpuPort : public RequestPort
/gem5/src/cpu/kvm/BaseKvmCPU.py:class BaseKvmCPU(BaseCPU):
/gem5/src/cpu/kvm/BaseKvmCPU.py: cxx_class = "gem5::BaseKvmCPU"
/gem5/src/cpu/static inst.hh:class Packet;
/gem5/src/cpu/static_inst.hh:class ExecContext;
/gem5/src/cpu/static_inst.hh:class ThreadContext;
/gem5/src/cpu/static_inst.hh:class SymbolTable;
/gem5/src/cpu/static_inst.hh:class InstRecord;
/gem5/src/cpu/static inst.hh: * The main component of this class is the vector of flags and the
/gem5/src/cpu/static_inst.hh:class StaticInst: public RefCounted, public StaticInstFlags
                             * with the base class accessors.
/gem5/src/cpu/static inst.hh:
/gem5/src/cpu/testers/traffic_gen/dram_gen.hh:class DramGen: public RandomGen
/gem5/src/cpu/testers/traffic_gen/GUPSGen.py:class GUPSGen(ClockedObject):
/gem5/src/cpu/testers/traffic_gen/GUPSGen.py: cxx_class = "gem5::GUPSGen"
/gem5/src/cpu/testers/traffic_gen/base_gen.hh: * Declaration of the base generator class for all
generators.
/gem5/src/cpu/testers/traffic_gen/base_gen.hh:class BaseTrafficGen;
/gem5/src/cpu/testers/traffic_gen/base_gen.hh:class SimObject;
/gem5/src/cpu/testers/traffic_gen/base_gen.hh: * Base class for all generators, with the shared
functionality and
/gem5/src/cpu/testers/traffic_gen/base_gen.hh:class BaseGen
/gem5/src/cpu/testers/traffic gen/base gen.hh:class StochasticGen: public BaseGen
/gem5/src/cpu/testers/traffic_gen/exit_gen.hh:class ExitGen : public BaseGen
/gem5/src/cpu/testers/traffic_gen/traffic_gen.hh:class TrafficGen : public BaseTrafficGen
/gem5/src/cpu/testers/traffic_gen/idle_gen.hh:class IdleGen: public BaseGen
/gem5/src/cpu/testers/traffic gen/trace gen.hh:class TraceGen: public BaseGen
/gem5/src/cpu/testers/traffic_gen/trace_gen.hh: class InputStream
/gem5/src/cpu/testers/traffic_gen/pygen.hh:class GEM5_LOCAL PyTrafficGen: public
BaseTrafficGen
/gem5/src/cpu/testers/traffic_gen/nvm_gen.hh:class NvmGen: public RandomGen
/gem5/src/cpu/testers/traffic_gen/strided_gen.hh:class StridedGen : public StochasticGen
/gem5/src/cpu/testers/traffic_gen/base.hh:class BaseGen;
/gem5/src/cpu/testers/traffic_gen/base.hh:class StreamGen;
/gem5/src/cpu/testers/traffic_gen/base.hh:class System;
```

```
/gem5/src/cpu/testers/traffic_gen/base.hh:class BaseTrafficGen : public ClockedObject
/gem5/src/cpu/testers/traffic_gen/base.hh: friend class BaseGen;
/gem5/src/cpu/testers/traffic_gen/base.hh: class TrafficGenPort : public RequestPort
/gem5/src/cpu/testers/traffic_gen/dram_rot_gen.hh:class DramRotGen : public DramGen
/gem5/src/cpu/testers/traffic_gen/linear_gen.hh:class LinearGen : public StochasticGen
/gem5/src/cpu/testers/traffic_gen/PyTrafficGen.py:class PyTrafficGen(BaseTrafficGen):
/gem5/src/cpu/testers/traffic gen/PyTrafficGen.py: cxx class = "gem5::PyTrafficGen"
/gem5/src/cpu/testers/traffic_gen/BaseTrafficGen.py:class StreamGenType(ScopedEnum):
/gem5/src/cpu/testers/traffic_gen/BaseTrafficGen.py:class BaseTrafficGen(ClockedObject):
/gem5/src/cpu/testers/traffic_gen/BaseTrafficGen.py: cxx_class = "gem5::BaseTrafficGen"
/gem5/src/cpu/testers/traffic_gen/random_gen.hh:class RandomGen : public StochasticGen
/gem5/src/cpu/testers/traffic_gen/stream_gen.hh:class StreamGen
/gem5/src/cpu/testers/traffic_gen/stream_gen.hh:class FixedStreamGen : public StreamGen
/gem5/src/cpu/testers/traffic_gen/stream_gen.hh:class RandomStreamGen : public StreamGen
/gem5/src/cpu/testers/traffic_gen/gups_gen.hh: * Contatins the description of the class
GUPSGen. GUPSGen is a simobject
/gem5/src/cpu/testers/traffic_gen/gups_gen.hh:class GUPSGen: public ClockedObject
/gem5/src/cpu/testers/traffic_gen/gups_gen.hh: *@brief definition of the GenPort class
which is of the type RequestPort.
/gem5/src/cpu/testers/traffic_gen/gups_gen.hh: class GenPort : public RequestPort
/gem5/src/cpu/testers/traffic_gen/hybrid_gen.hh:class HybridGen : public BaseGen
/gem5/src/cpu/testers/traffic_gen/TrafficGen.py:class TrafficGen(BaseTrafficGen):
/gem5/src/cpu/testers/traffic_gen/TrafficGen.py: cxx_class = "gem5::TrafficGen"
/gem5/src/cpu/testers/memtest/MemTest.py:class MemTest(ClockedObject):
/gem5/src/cpu/testers/memtest/MemTest.py: cxx_class = "gem5::MemTest"
/gem5/src/cpu/testers/memtest/memtest.hh: * The MemTest class tests a cache coherent
memory system by
/gem5/src/cpu/testers/memtest/memtest.hh:class MemTest: public ClockedObject
/gem5/src/cpu/testers/memtest/memtest.hh: class CpuPort : public RequestPort
/gem5/src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py:class
GarnetSyntheticTraffic(ClockedObject):
/gem5/src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py: cxx_class =
"gem5::GarnetSyntheticTraffic"
/gem5/src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.hh:class Packet;
/gem5/src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.hh:class
GarnetSyntheticTraffic: public ClockedObject
/gem5/src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.hh: class CpuPort :
public RequestPort
/gem5/src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.hh:
                                                                       class
GarnetSyntheticTrafficSenderState: public Packet::SenderState
/gem5/src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.hh:
                                                                       friend class
MemCompleteEvent:
/gem5/src/cpu/testers/gpu_ruby_test/CpuThread.py:class CpuThread(TesterThread):
/gem5/src/cpu/testers/gpu_ruby_test/CpuThread.py: cxx_class = "gem5::CpuThread"
/gem5/src/cpu/testers/gpu_ruby_test/cpu_thread.hh:class CpuThread: public TesterThread
/gem5/src/cpu/testers/gpu ruby test/DmaThread.py:class DmaThread(TesterThread):
/gem5/src/cpu/testers/gpu_ruby_test/DmaThread.py: cxx_class = "gem5::DmaThread"
/gem5/src/cpu/testers/gpu_ruby_test/TesterDma.py:class TesterDma(DmaDevice):
/gem5/src/cpu/testers/gpu_ruby_test/TesterDma.py: cxx_class = "gem5::TesterDma"
/gem5/src/cpu/testers/gpu_ruby_test/episode.cc:// ------ Action class
```

/gem5/src/cpu/testers/gpu_ruby_test/tester_thread.hh:class TesterThread : public ClockedObject

```
/gem5/src/cpu/testers/gpu_ruby_test/tester_thread.hh: class TesterThreadEvent: public
Event
/gem5/src/cpu/testers/gpu_ruby_test/tester_thread.hh: class DeadlockCheckEvent : public
/gem5/src/cpu/testers/gpu_ruby_test/tester_dma.hh:class TesterDma: public DmaDevice
/gem5/src/cpu/testers/gpu_ruby_test/episode.hh:class ProtocolTester;
/gem5/src/cpu/testers/gpu ruby test/episode.hh:class TesterThread:
/gem5/src/cpu/testers/gpu_ruby_test/episode.hh:class Episode
/gem5/src/cpu/testers/gpu_ruby_test/episode.hh:
                                                class Action
/gem5/src/cpu/testers/gpu_ruby_test/episode.hh:
                                                    enum class Type
/gem5/src/cpu/testers/gpu_ruby_test/dma_thread.hh:class DmaThread : public TesterThread
/gem5/src/cpu/testers/gpu_ruby_test/TesterThread.py:class TesterThread(ClockedObject):
/gem5/src/cpu/testers/gpu_ruby_test/TesterThread.py: cxx_class = "gem5::TesterThread"
/gem5/src/cpu/testers/gpu_ruby_test/README:ProtocolTester.hh/cc -- This is the main tester
class that orchestrates the
/gem5/src/cpu/testers/gpu_ruby_test/README:TesterThread.hh/cc -- This is abstract class
for CPU threads and GPU
/gem5/src/cpu/testers/gpu_ruby_test/README:CpuThread.hh/cc -- Thread class for CPU
threads. Not fully implemented yet
/gem5/src/cpu/testers/gpu_ruby_test/README:GpuWavefront.hh/cc -- Thread class for GPU
wavefronts.
/gem5/src/cpu/testers/gpu_ruby_test/GpuWavefront.py:class GpuWavefront(TesterThread):
/gem5/src/cpu/testers/gpu_ruby_test/GpuWavefront.py: cxx_class = "gem5::GpuWavefront"
/gem5/src/cpu/testers/gpu_ruby_test/protocol_tester.hh:class TesterThread;
/gem5/src/cpu/testers/gpu_ruby_test/protocol_tester.hh:class CpuThread;
/gem5/src/cpu/testers/gpu_ruby_test/protocol_tester.hh:class GpuWavefront;
/gem5/src/cpu/testers/gpu_ruby_test/protocol_tester.hh:class ProtocolTester : public
ClockedObject
/gem5/src/cpu/testers/gpu_ruby_test/protocol_tester.hh: class SegPort : public RequestPort
/gem5/src/cpu/testers/gpu_ruby_test/protocol_tester.hh: class GMTokenPort : public
TokenRequestPort
/gem5/src/cpu/testers/gpu_ruby_test/ProtocolTester.py:class ProtocolTester(ClockedObject):
/gem5/src/cpu/testers/gpu_ruby_test/ProtocolTester.py: cxx_class = "gem5::ProtocolTester"
/gem5/src/cpu/testers/gpu_ruby_test/gpu_wavefront.hh:class GpuWavefront : public
TesterThread
/gem5/src/cpu/testers/gpu_ruby_test/gpu_wavefront.hh: // may be redefined by a child class
of GpuWavefront
/gem5/src/cpu/testers/gpu_ruby_test/address_manager.hh:class AddressManager
/gem5/src/cpu/testers/gpu_ruby_test/address_manager.hh:
                                                          class LastWriter
/gem5/src/cpu/testers/gpu ruby test/address manager.hh:
                                                          class AtomicStruct
/gem5/src/cpu/testers/rubytest/Check.hh:class SubBlock;
/gem5/src/cpu/testers/rubytest/Check.hh:class Check
/gem5/src/cpu/testers/rubytest/RubyTester.hh:class RubyTester: public ClockedObject
/gem5/src/cpu/testers/rubytest/RubyTester.hh: class CpuPort : public RequestPort
/gem5/src/cpu/testers/rubytest/RubyTester.py:class RubyTester(ClockedObject):
/gem5/src/cpu/testers/rubytest/RubyTester.py: cxx class = "gem5::RubyTester"
/gem5/src/cpu/testers/rubytest/CheckTable.hh:class Check;
/gem5/src/cpu/testers/rubytest/CheckTable.hh:class RubyTester;
/gem5/src/cpu/testers/rubytest/CheckTable.hh:class CheckTable
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.hh:class DirectedGenerator;
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.hh:class RubyDirectedTester : public
ClockedObject
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.hh: class CpuPort: public
RequestPort
```

```
/gem5/src/cpu/testers/directedtest/InvalidateGenerator.hh:class InvalidateGenerator : public
DirectedGenerator
/gem5/src/cpu/testers/directedtest/DirectedGenerator.hh:class DirectedGenerator : public
SimObject
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.py:class DirectedGenerator(SimObject):
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.py: cxx_class =
'gem5::DirectedGenerator"
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.py:class
SeriesRequestGenerator(DirectedGenerator):
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.py: cxx_class =
"gem5::SeriesRequestGenerator"
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.py:class
InvalidateGenerator(DirectedGenerator):
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.py: cxx_class =
"gem5::InvalidateGenerator"
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.py:class
RubyDirectedTester(ClockedObject):
/gem5/src/cpu/testers/directedtest/RubyDirectedTester.py: cxx class =
"gem5::RubyDirectedTester"
/gem5/src/cpu/testers/directedtest/SeriesRequestGenerator.hh:class
SeriesRequestGenerator: public DirectedGenerator
/gem5/src/cpu/translation.hh: * This class captures the state of an address translation. A
translation
/gem5/src/cpu/translation.hh: * a page boundary. In this case, this class is shared by two data
/gem5/src/cpu/translation.hh:class WholeTranslationState
/gem5/src/cpu/translation.hh: * This class represents part of a data address translation. All
state for
/gem5/src/cpu/translation.hh: * class does not need to know whether the translation is split or
not. The
/gem5/src/cpu/translation.hh: * translation state class indicate that the whole translation is
complete
/gem5/src/cpu/translation.hh:template <class ExecContextPtr>
/gem5/src/cpu/translation.hh:class DataTranslation : public BaseMMU::Translation
/gem5/src/cpu/probes/pc_count_tracker.hh:class PcCountTracker : public ProbeListenerObject
/gem5/src/cpu/probes/pc_count_pair.hh:class PcCountPair
/gem5/src/cpu/probes/PcCountTracker.py:class PcCountTrackerManager(SimObject):
/gem5/src/cpu/probes/PcCountTracker.py: """This class manages global PC-count pair
tracking.
/gem5/src/cpu/probes/PcCountTracker.py: cxx_class = "gem5::PcCountTrackerManager"
/gem5/src/cpu/probes/PcCountTracker.py:class PcCountTracker(ProbeListenerObject):
/gem5/src/cpu/probes/PcCountTracker.py: cxx_class = "gem5::PcCountTracker"
/gem5/src/cpu/probes/pc_count_tracker_manager.hh:class PcCountTrackerManager : public
SimObject {
/gem5/src/cpu/pc_event.hh:class ThreadContext;
/gem5/src/cpu/pc_event.hh:class PCEventQueue;
/gem5/src/cpu/pc event.hh:class System;
/gem5/src/cpu/pc_event.hh:class PCEventScope;
/gem5/src/cpu/pc_event.hh:class PCEvent
/gem5/src/cpu/pc_event.hh:class PCEventScope
/gem5/src/cpu/pc_event.hh:class PCEventQueue : public PCEventScope
/gem5/src/cpu/pc event.hh: class MapCompare
/gem5/src/cpu/pc_event.hh:class BreakPCEvent : public PCEvent
/gem5/src/cpu/pc event.hh:class PanicPCEvent : public PCEvent
```

/gem5/src/cpu/simple_thread.hh:class BaseCPU;

```
/gem5/src/cpu/simple_thread.hh:class CheckerCPU;
/gem5/src/cpu/simple_thread.hh: * separate fetch and commit PC's), this SimpleThread class
provides
/gem5/src/cpu/simple_thread.hh:class SimpleThread : public ThreadState, public
ThreadContext
/gem5/src/cpu/simple_thread.hh:
                                    const auto &reg_class = reg_file.regClass;
/gem5/src/cpu/simple thread.hh:
                                    const auto &req class = req file.reqClass;
/gem5/src/cpu/simple_thread.hh:
                                    const auto &reg_class = reg_file.regClass;
/gem5/src/cpu/simple thread.hh:
                                    const auto &req class = req file.reqClass;
/gem5/src/cpu/inst_res.hh:class InstResult
/gem5/src/cpu/CheckerCPU.py:class CheckerCPU(BaseCPU):
/gem5/src/cpu/CheckerCPU.py: cxx_class = "gem5::CheckerCPU"
/gem5/src/cpu/cluster.hh:class CpuCluster : public SubSystem
/gem5/src/cpu/o3/inst_queue.cc:
                                  OpClass op_class = (*list_order_it).queueType;
/gem5/src/cpu/o3/inst_queue.cc:
                                  // This will avoid trying to schedule a certain op class if
there are no
/gem5/src/cpu/o3/inst_queue.cc:
                                    OpClass op_class = (*order_it).queueType;
/gem5/src/cpu/o3/inst gueue.cc:
                                    if (op class != No OpClass) {
/gem5/src/cpu/o3/inst_queue.cc:
                                  OpClass op_class = ready_inst->opClass();
/gem5/src/cpu/o3/inst gueue.cc:
                                    OpClass op class = inst->opClass();
/gem5/src/cpu/o3/fu_pool.hh:class FUDesc;
/gem5/src/cpu/o3/fu_pool.hh:class FuncUnit;
/gem5/src/cpu/o3/fu_pool.hh:class FUPool: public SimObject
/gem5/src/cpu/o3/fu_pool.hh: class FUldxQueue
/gem5/src/cpu/o3/fu_pool.hh: /** Per op class queues of FUs that provide that capability. */
/gem5/src/cpu/o3/mem_dep_unit.hh:class CPU;
/gem5/src/cpu/o3/mem_dep_unit.hh:class InstructionQueue;
/gem5/src/cpu/o3/mem_dep_unit.hh: * utilize. Thus this class should be most likely be
rewritten for other
/gem5/src/cpu/o3/mem_dep_unit.hh:class MemDepUnit
/gem5/src/cpu/o3/mem_dep_unit.hh: class MemDepEntry;
/gem5/src/cpu/o3/mem_dep_unit.hh:
                                     class MemDepEntry
/gem5/src/cpu/o3/commit.hh:class ThreadState;
/gem5/src/cpu/o3/commit.hh:class Commit
/gem5/src/cpu/o3/thread state.hh:class Process;
/gem5/src/cpu/o3/thread_state.hh:class CPU;
/gem5/src/cpu/o3/thread_state.hh:class ThreadState: public gem5::ThreadState
/gem5/src/cpu/o3/probe/ElasticTrace.py:class ElasticTrace(ProbeListenerObject):
/gem5/src/cpu/o3/probe/ElasticTrace.py: cxx_class = "gem5::o3::ElasticTrace"
/gem5/src/cpu/o3/probe/ElasticTrace.py: # User is forced to provide these when an instance
of this class is created.
/gem5/src/cpu/o3/probe/elastic trace.hh:class CPU;
/gem5/src/cpu/o3/probe/elastic_trace.hh:class ElasticTrace : public ProbeListenerObject
/gem5/src/cpu/o3/probe/elastic_trace.hh:
                                          * Take the fields of the request class object that
are relevant to create
/gem5/src/cpu/o3/probe/SimpleTrace.py:class SimpleTrace(ProbeListenerObject):
/gem5/src/cpu/o3/probe/SimpleTrace.py: cxx_class = "gem5::o3::SimpleTrace"
/gem5/src/cpu/o3/probe/simple_trace.hh:class SimpleTrace: public ProbeListenerObject
/gem5/src/cpu/o3/thread_context.hh: * Derived ThreadContext class for use with the O3CPU.
/gem5/src/cpu/o3/thread context.hh:class ThreadContext : public gem5::ThreadContext
/gem5/src/cpu/o3/regfile.hh:class UnifiedFreeList;
/gem5/src/cpu/o3/regfile.hh:class PhysRegFile
/gem5/src/cpu/o3/regfile.hh:
                                  panic("Unsupported register class type %d.", type);
```

```
/gem5/src/cpu/o3/regfile.hh:
                                  panic("Unrecognized register class type %d.", type);
                                  panic("Unrecognized register class type %d.", type);
/gem5/src/cpu/o3/regfile.hh:
/gem5/src/cpu/o3/regfile.hh:
                                  panic("Unsupported register class type %d.", type);
/gem5/src/cpu/o3/regfile.hh:
                                  panic("Unrecognized register class type %d.", type);
/gem5/src/cpu/o3/dyn_inst_ptr.hh:class DynInst;
/gem5/src/cpu/o3/rename_map.hh: * Register rename map for a single class of registers (e.g.,
integer
/gem5/src/cpu/o3/rename_map.hh: * or floating point). Because the register class is implicitly
/gem5/src/cpu/o3/rename map.hh:class SimpleRenameMap
/gem5/src/cpu/o3/rename_map.hh: * register class (e.g., rename()) take register ids,
/gem5/src/cpu/o3/rename_map.hh: * while methods that do specify a register class (e.g.,
renameInt())
/gem5/src/cpu/o3/rename map.hh:class UnifiedRenameMap
/gem5/src/cpu/o3/rename_map.hh:
                                      auto reg_class = arch_reg.classValue();
/gem5/src/cpu/o3/rename_map.hh:
                                      if (reg_class == InvalidRegClass) {
/gem5/src/cpu/o3/rename_map.hh:
                                      } else if (reg_class == MiscRegClass) {
/gem5/src/cpu/o3/BaseO3CPU.py:class SMTFetchPolicy(ScopedEnum):
/gem5/src/cpu/o3/BaseO3CPU.pv:class SMTQueuePolicy(ScopedEnum):
/gem5/src/cpu/o3/BaseO3CPU.py:class CommitPolicy(ScopedEnum):
/gem5/src/cpu/o3/BaseO3CPU.py:class BaseO3CPU(BaseCPU):
/gem5/src/cpu/o3/BaseO3CPU.py: cxx_class = "gem5::o3::CPU"
/gem5/src/cpu/o3/dep_graph.hh:template <class DynInstPtr>
/gem5/src/cpu/o3/dep_graph.hh:class DependencyEntry
/gem5/src/cpu/o3/dep_graph.hh:template <class DynInstPtr>
/gem5/src/cpu/o3/dep_graph.hh:class DependencyGraph
/gem5/src/cpu/o3/dep_graph.hh:template <class DynInstPtr>
/gem5/src/cpu/o3/free list.hh:class UnifiedRenameMap;
/gem5/src/cpu/o3/free_list.hh: * Free list for a single class of registers (e.g., integer
/gem5/src/cpu/o3/free_list.hh: * or floating point). Because the register class is implicitly
/gem5/src/cpu/o3/free list.hh:class SimpleFreeList
/gem5/src/cpu/o3/free_list.hh: template<class InputIt>
/gem5/src/cpu/o3/free_list.hh: * FreeList class that simply holds the list of free integer and
floating
/gem5/src/cpu/o3/free_list.hh: * class can be named simply "FreeList".
/gem5/src/cpu/o3/free list.hh:class UnifiedFreeList
/gem5/src/cpu/o3/free_list.hh:
                               * internal per-class free lists and associate those with its
/gem5/src/cpu/o3/free_list.hh:
                               * per-class rename maps. See UnifiedRenameMap::init().
/gem5/src/cpu/o3/free_list.hh:
                               friend class UnifiedRenameMap;
/gem5/src/cpu/o3/free list.hh:
                               template<class InputIt>
/gem5/src/cpu/o3/decode.hh:class CPU;
/gem5/src/cpu/o3/decode.hh: * Decode class handles both single threaded and SMT
/gem5/src/cpu/o3/decode.hh:class Decode
/gem5/src/cpu/o3/cpu.hh:class Checker;
/gem5/src/cpu/o3/cpu.hh:class ThreadContext;
/gem5/src/cpu/o3/cpu.hh:class Checkpoint;
/gem5/src/cpu/o3/cpu.hh:class Process;
/gem5/src/cpu/o3/cpu.hh:class ThreadContext;
```

```
/gem5/src/cpu/o3/cpu.hh:class CPU: public BaseCPU
/gem5/src/cpu/o3/cpu.hh: friend class ThreadContext;
/gem5/src/cpu/o3/rename.hh:class Rename
/gem5/src/cpu/o3/checker.hh: * Specific non-templated derived class used for SimObject
configuration.
/gem5/src/cpu/o3/checker.hh:class Checker: public gem5::Checker<DynInstPtr>
/gem5/src/cpu/o3/lsg_unit.hh:class IEW;
/gem5/src/cpu/o3/lsq_unit.hh:class LSQUnit
/gem5/src/cpu/o3/lsq_unit.hh: class LSQEntry
/gem5/src/cpu/o3/lsq_unit.hh: class SQEntry: public LSQEntry
/gem5/src/cpu/o3/lsq_unit.hh: enum class AddrRangeCoverage
/gem5/src/cpu/o3/lsg unit.hh: class WritebackEvent: public Event
/gem5/src/cpu/o3/store_set.hh:class StoreSet
/gem5/src/cpu/o3/checker.cc:class Checker<o3::DynInstPtr>;
/gem5/src/cpu/o3/rob.hh:class CPU;
/gem5/src/cpu/o3/rob.hh:class ROB
/gem5/src/cpu/o3/lsq.hh:class CPU;
/gem5/src/cpu/o3/lsg.hh:class IEW;
/gem5/src/cpu/o3/lsq.hh:class LSQUnit;
/gem5/src/cpu/o3/lsg.hh:class LSQ
/gem5/src/cpu/o3/lsq.hh: class LSQRequest;
/gem5/src/cpu/o3/lsq.hh:
                          * DcachePort class for the load/store queue.
/gem5/src/cpu/o3/lsq.hh:
                          class DcachePort : public RequestPort
/gem5/src/cpu/o3/lsq.hh:
                          * This class holds the information about a memory operation. It
lives
                          class LSQRequest: public BaseMMU::Translation, public
/gem5/src/cpu/o3/lsq.hh:
Packet::SenderState
/gem5/src/cpu/o3/lsq.hh:
                            enum class State
/gem5/src/cpu/o3/lsg.hh:
                          class SingleDataRequest: public LSQRequest
/gem5/src/cpu/o3/lsq.hh: // This class extends SingleDataRequest for the purpose
/gem5/src/cpu/o3/lsg.hh:
                          class UnsquashableDirectRequest: public SingleDataRequest
/gem5/src/cpu/o3/lsq.hh:
                          class SplitDataRequest : public LSQRequest
/gem5/src/cpu/o3/inst_queue.hh:class MemInterface;
/gem5/src/cpu/o3/inst_queue.hh:class FUPool;
/gem5/src/cpu/o3/inst gueue.hh:class CPU;
/gem5/src/cpu/o3/inst_queue.hh:class IEW;
/gem5/src/cpu/o3/inst_queue.hh:class InstructionQueue
/gem5/src/cpu/o3/inst_queue.hh: class FUCompletion : public Event
                                 * class to allow for easy mapping to FUs.
/gem5/src/cpu/o3/inst_queue.hh:
/gem5/src/cpu/o3/inst_queue.hh: /** Add an op class to the age order list. */
/gem5/src/cpu/o3/FUPool.py:class FUPool(SimObject):
/gem5/src/cpu/o3/FUPool.py: cxx_class = "gem5::o3::FUPool"
/gem5/src/cpu/o3/FUPool.py:class DefaultFUPool(FUPool):
/gem5/src/cpu/o3/dyn_inst.hh:class Packet;
/gem5/src/cpu/o3/dyn_inst.hh:class DynInst : public ExecContext, public RefCounted
/gem5/src/cpu/o3/dyn_inst.hh: /** Returns the opclass of this instruction. */
/gem5/src/cpu/o3/BaseO3Checker.py:class BaseO3Checker(CheckerCPU):
/gem5/src/cpu/o3/BaseO3Checker.py: cxx_class = "gem5::o3::Checker"
/gem5/src/cpu/o3/fetch.hh:class CPU;
/gem5/src/cpu/o3/fetch.hh: * Fetch class handles both single threaded and SMT fetch. Its
/gem5/src/cpu/o3/fetch.hh:class Fetch
/gem5/src/cpu/o3/fetch.hh:
                            * IcachePort class for instruction fetch.
/gem5/src/cpu/o3/fetch.hh: class lcachePort : public RequestPort
/gem5/src/cpu/o3/fetch.hh: class FetchTranslation: public BaseMMU::Translation
```

```
/gem5/src/cpu/o3/fetch.hh: class FinishTranslationEvent: public Event
/gem5/src/cpu/o3/fetch.hh:
                            * fault that happened. Puts the data into the class variable
/gem5/src/cpu/o3/scoreboard.hh: * ready. This class operates on the unified physical register
space.
/gem5/src/cpu/o3/scoreboard.hh:class Scoreboard
/gem5/src/cpu/o3/iew.hh:class FUPool;
/gem5/src/cpu/o3/iew.hh:class IEW
/gem5/src/cpu/o3/FuncUnitConfig.py:class IntALU(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class IntMultDiv(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class FP_ALU(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class FP_MultDiv(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class SIMD Unit(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class PredALU(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class ReadPort(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class WritePort(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class RdWrPort(FUDesc):
/gem5/src/cpu/o3/FuncUnitConfig.py:class lprPort(FUDesc):
root@5cb9d529d43a:/gem5#
root@5cb9d529d43a:/gem5#
scons build/X86/gem5.opt -j8 CPU_MODELS=all
scons: Reading SConscript files ...
Mkdir("/gem5/build/X86/gem5.build")
Checking for linker -WI,--as-needed support... (cached) yes
Checking for compiler -gz support... (cached) yes
Checking for linker -gz support... (cached) yes
Info: Using Python config: python3-config
Checking for C header file Python.h... (cached) yes
Checking Python version... (cached) 3.10.12
Checking for accept(0,0,0) in C++ library None... (cached) yes
Checking for zlibVersion() in C++ library z... (cached) yes
Checking for C library tcmalloc_minimal... (cached) yes
Building in /gem5/build/X86
Using saved variables file(s) /gem5/build/X86/gem5.build/variables
Checking for shm_open("/test", 0, 0) in C library None... (cached) yes
Checking for C header file linux/if tun.h... (cached) yes
Checking for GOOGLE_PROTOBUF_VERIFY_VERSION in C++ library protobuf... (cached) yes
Checking for C header file fenv.h... (cached) yes
Checking for C header file png.h... (cached) yes
Checking for clock_nanosleep(0,0,NULL,NULL) in C library None... (cached) yes
Checking for C header file valgrind/valgrind.h... (cached) no
Checking for H5Fcreate("", 0, 0, 0) in C library hdf5... (cached) no
Warning: Couldn't find HDF5 C++ libraries. Disabling HDF5 support.
Checking for C header file linux/kvm.h... (cached) yes
Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library None... (cached)
Checking for member exclude host in struct perf event attr...(cached) yes
Checking for backtrace_symbols_fd((void *)1, 0, 0) in C library None... (cached) yes
Checking whether __i386__ is declared... (cached) no
```

Checking whether __x86_64__ is declared... (cached) no

Warning: Unrecognized architecture for systemc. Checking for compiler -Wno-self-assign-overloaded support... (cached) yes Checking for linker -Wno-free-nonheap-object support... (cached) yes scons: done reading SConscript files. scons: Building targets ... [VER TAGS] -> X86/sim/tags.cc scons: 'build/X86/gem5.opt' is up to date. scons: done building targets. *** Summary of Warnings *** Warning: Couldn't find HDF5 C++ libraries. Disabling HDF5 support. root@5cb9d529d43a:/gem5# ls /gem5/build/X86/cpu/ DummyChecker.py.pyo BaseCPU.py.cc base.o probes BaseCPU.py.o FuncUnit.pv.cc checker profile.o FuncUnit.py.o BaseCPU.py.pyo exetrace.o reg_class.o CPUTracers.py.cc FuncUnit.py.pyo func_unit.o simple CPUTracers.py.o InstPBTrace.py.cc inst_pb_trace.o simple_thread.o inteltrace.o CPUTracers.py.pyo InstPBTrace.py.o static_inst.o CheckerCPU.pv.cc InstPBTrace.pv.pvo kvm testers CheckerCPU.py.o StaticInstFlags.py.cc minor thread context.o CheckerCPU.py.pyo StaticInstFlags.py.o nativetrace.o thread state.o CpuCluster.py.cc StaticInstFlags.py.pyo nop_static_inst.o timing_expr.o CpuCluster.py.o TimingExpr.py.cc null_static_inst.o trace CpuCluster.py.pyo TimingExpr.py.o о3 DummyChecker.py.cc TimingExpr.py.pyo pc_event.o DummyChecker.py.o activity.o pred root@5cb9d529d43a:/gem5# scons -c build/X86 scons: Reading SConscript files ... Error: No non-leaf 'build' dir found on target path. /gem5/build/X86 root@5cb9d529d43a:/gem5# ls CODE-OF-CONDUCT.md MAINTAINERS.yaml TESTING.md ext optional-requirements.txt site scons CONTRIBUTING.md README build hello plot_stats.py src RELEASE-NOTES.md build_opts hello.c pyproject.toml COPYING system KCONFIG.md **SConsopts** build tools include requirements.txt tests **SConstruct** LICENSE configs m5out run hello.pv util root@5cb9d529d43a:/gem5# cd build root@5cb9d529d43a:/gem5/build# ls ARM X86 root@5cb9d529d43a:/gem5/build# cd X86 root@5cb9d529d43a:/gem5/build/X86# Is arch config debug enums gem5.build gem5py kern m5out params python sst dev ext gem5.opt gem5py_m5 learning_gem5 mem proto sim base cpu systemc root@5cb9d529d43a:/gem5/build/X86# Is arch config debug enums gem5.build gem5py kern m5out params python sst base cpu dev ext gem5.opt gem5py_m5 learning_gem5 mem proto sim systemc root@5cb9d529d43a:/gem5/build/X86# cd cpu root@5cb9d529d43a:/gem5/build/X86/cpu# root@5cb9d529d43a:/gem5/build/X86/cpu# Is BaseCPU.pv.cc DummyChecker.py.pyo base.o probes BaseCPU.pv.o FuncUnit.py.cc checker profile.o BaseCPU.py.pyo FuncUnit.py.o exetrace.o reg class.o

func_unit.o

simple

CPUTracers.py.cc FuncUnit.py.pyo

```
CPUTracers.py.o InstPBTrace.py.cc
                                      inst_pb_trace.o simple_thread.o
CPUTracers.py.pyo InstPBTrace.py.o
                                       inteltrace.o
                                                      static inst.o
CheckerCPU.py.cc InstPBTrace.py.pyo
                                         kvm
                                                      testers
CheckerCPU.py.o StaticInstFlags.py.cc minor
                                                      thread_context.o
CheckerCPU.py.pyo StaticInstFlags.py.o nativetrace.o
                                                        thread_state.o
CpuCluster.py.cc StaticInstFlags.py.pyo nop_static_inst.o timing_expr.o
CpuCluster.pv.o
                TimingExpr.pv.cc
                                     null static inst.o trace
CpuCluster.py.pyo TimingExpr.py.o
                                      03
DummyChecker.py.cc TimingExpr.py.pyo
                                          pc_event.o
DummyChecker.py.o activity.o
                                     pred
root@5cb9d529d43a:/gem5/build/X86/cpu# cd ..
root@5cb9d529d43a:/gem5/build/X86# cd ..
root@5cb9d529d43a:/gem5/build# cd ..
root@5cb9d529d43a:/gem5# cd configs
root@5cb9d529d43a:/gem5/configs# cd learning_gem5
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# ls
 pycache caches.py simple-arm.py simple-riscv.py simple.py simple cache sim.py
two level.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cat simple_cache_sim.py
import m5
from m5.objects import System, SrcClockDomain, VoltageDomain, X86TimingSimpleCPU,
SystemXBar, Root, MemCtrl, DDR3_1600_8x8
from caches import L1ICache, L1DCache, L2Cache
from m5.params import Clock
class MySystem(System):
  def __init__(self, opts):
    super(MySystem, self). init ()
    # Set up system
    self.clk_domain = m5.objects.SrcClockDomain()
    self.clk_domain.clock =Clock('1GHz')
    self.clk_domain.voltage_domain = m5.objects.VoltageDomain()
    self.mem mode = 'timing'
    self.mem_ranges = [m5.objects.AddrRange('512MB')]
    # Create CPU
    self.cpu = X86TimingSimpleCPU()
    # Attach L1 caches
    self.cpu.icache = L1ICache(opts)
    self.cpu.dcache = L1DCache(opts)
    self.l2cache = L2Cache(opts)
    # Create system bus
    self.membus = SystemXBar()
    # Connect L1 caches to CPU
    self.cpu.icache.connectCPU(self.cpu)
    self.cpu.dcache.connectCPU(self.cpu)
    # Connect L1 to L2 cache
```

```
self.cpu.icache.connectBus(self.membus)
    self.cpu.dcache.connectBus(self.membus)
    # Connect L2 cache to memory bus
    self.l2cache.connectCPUSideBus(self.membus)
    # Create memory controller
    self.mem ctrl = MemCtrl()
    self.mem ctrl.dram = DDR3 1600 8x8()
    self.mem_ctrl.dram.range = self.mem_ranges[0]
    # Connect memory controller to system bus
    self.mem ctrl.port = self.membus.mem side ports
# Create system and root object
opts = None # Use default options
system = MySystem(opts)
root = Root(full system=False, system=system)
# Instantiate the simulation
m5.instantiate()
print("Beginning gem5 simulation...")
exit_event = m5.simulate()
print(f"Exiting @ tick {m5.curTick()} because {exit_event.getCause()}")
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# cd ...
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd ..
root@5cb9d529d43a:/gem5/configs# cd ...
root@5cb9d529d43a:/gem5# /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 01:47:57
gem5 executing on 5cb9d529d43a, pid 163
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple_cache_sim.py
UnicodeDecodeError: 'ascii' codec can't decode byte 0xe2 in position 383: ordinal not in
range(128)
At:
 /usr/lib/python3.10/encodings/ascii.py(26): decode
 src/python/m5/main.py(605): main
root@5cb9d529d43a:/gem5# cd configs
root@5cb9d529d43a:/gem5/configs# cd learning_gem5
root@5cb9d529d43a:/gem5/configs/learning_gem5# cd part1
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# /gem5/build/X86/gem5.opt /gem5/
configs/learning_gem5/part1/simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
```

```
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 01:51:36
gem5 executing on 5cb9d529d43a, pid 165
command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/
simple cache sim.pv
UnicodeDecodeError: 'ascii' codec can't decode byte 0xe2 in position 553: ordinal not in
range(128)
At:
 /usr/lib/python3.10/encodings/ascii.py(26): decode
 src/python/m5/main.py(605): main
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# grep --color='auto' -P -n "[^\x00-
\x7F]" /gem5/configs/learning_gem5/part1/simple_cache_sim.py
17:
       # Create CPU
33:
       # Connect L1 to L2
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# /gem5/build/X86/gem5.opt /gem5/
configs/learning_gem5/part1/simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
gem5 started Feb 17 2025 01:54:57
gem5 executing on 5cb9d529d43a, pid 168
command line: /qem5/build/X86/qem5.opt /qem5/configs/learning gem5/part1/
simple_cache_sim.py
UnicodeDecodeError: 'ascii' codec can't decode byte 0xe2 in position 1028: ordinal not in
range(128)
 /usr/lib/python3.10/encodings/ascii.py(26): decode
 src/python/m5/main.py(605): main
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# grep --color='auto' -P -n "[^\x00-
\x7F]" /gem5/configs/learning_gem5/part1/simple_cache_sim.py
       # Connect L1 to L2
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# nano simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# grep --color='auto' -P -n "[^\x00-
\x7F]" /gem5/configs/learning_gem5/part1/simple_cache_sim.py
root@5cb9d529d43a:/gem5/configs/learning_gem5/part1# /gem5/build/X86/gem5.opt /gem5/
configs/learning_gem5/part1/simple_cache_sim.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 23.0.0.1
gem5 compiled Feb 1 2025 19:59:14
```

gem5 started Feb 17 2025 01:56:27

gem5 executing on 5cb9d529d43a, pid 172

command line: /gem5/build/X86/gem5.opt /gem5/configs/learning_gem5/part1/simple cache sim.py

Global frequency set at 100000000000 ticks per second

warn: No dot file generated. Please install pydot to generate the dot file and pdf.

src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)

src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.

src/cpu/base.cc:181: fatal: Number of ISAs (0) assigned to the CPU does not equal number of threads (1).

Memory Usage: 624712 KBytes

root@5cb9d529d43a:/gem5/configs/learning_gem5/part1#