
# Parallel Programming for FPGAs (part 1) Practice

#### Lab1: Finite impulse response (FIR) filter

- 有限冲激响应滤波器
- $y[n] = b_0 x[n] + b_1 x[n-1] + \dots + b_N x[n-N]$ =  $\sum_{i=0}^{N} b_i \cdot x[n-i]$  (discrete convolution)
  - -x[n] is the input signal, y[n] is the output signal
  - N is the filter order
  - $-b_i$  is the impulse response at the *i*th instant (coefficient)



### Create FIR project (1)

#### **GUI**

- Open Vitis HLS GUI
- Click `Create Project`
- Set project name
- Click `Next`s
  - until `Solution config.`
- Set Clock Period: 10 (ns)
- Set Part: xc7z020clg400-1

#### Cmd

- `source dir-to-vitis-hls/settings64.sh`
- vitis\_hls -i`: enter interactive mode
- type commands

```
PowerShell
                            witis his
vitis_hls> open_project fir
INFO: [HLS 200-1510] Running: open_project fir
INFO: [HLS 200-10] Opening project '/home/CORP.PKUSC.ORG/xia
vitis_hls> open_solution "solution1" -flow_target vivado
INFO: [HLS 200-1510] Running: open_solution solution1 -flow
INFO: [HLS 200-10] Opening solution '/home/CORP.PKUSC.ORG/x:
INFO: [SYN 201-201] Setting up clock 'default' with a period
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-
/home/CORP.PKUSC.ORG/xiao/projs/vitis-hls/fir/hls.app
vitis_hls> set_part {xc7z020-clg400-1}
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1
vitis_hls> create_clock -period 10 -name default
INFO: [HLS 200-1510] Running: create_clock -period 10 -name
vitis_hls>
```

# Create FIR project (2)

#### **GUI**


- Add Source files
  - fir.h, fir.cpp
- Add Test Bench
  - \*.cpp, \*.dat


#### **CMD**

type commands

```
add_files fir_srcs/fir.cpp Source
add_files fir_srcs/fir.h
add_files -tb fir_srcs/fir.cpp
add_files -tb fir_srcs/fir_tb.cpp
add_files -tb fir_srcs/input.dat
add_files -tb fir_srcs/out.gold.dat
```

test bench





#### Program design

- fir.h
  - macro, typedef
  - function declaration
- fir.cpp
  - function definition
- fir\_tb.cpp
  - ground truth
  - kernel call

```
// fir.h
 #define N 11
       t cint acc 73, 0, -91, 0, 313,
  acc t acc = 0;
Shift Accum Loop:
  for (int i=N-1; i>=0; i--) {
    if (i==0) {
      acc += x * c[0];
      shift reg[0] = x;
    } else {
      shift reg[i] = shift reg[i-1];
      acc += shift_reg[i] * c[i];
*y = acc:
```

## C-Simulation, C-Synthesis (1)


#### **GUI**

- Run C-Simulation
- Set top function
- Set synthesis configuration
  - enable unsafe math optimizations



Run C Synthesis





## C-Simulation, C-Synthesis (2)

#### **CMD**

type commands

```
csim_design

set_top fir


config_compile -unsafe_math_optimizations

csynth_design
```

### Observe reports (1)

#### **GUI**

- Open Analysis view right top
- Look at Synthesis Summary Report



#### Observe reports (2)


#### **CMD**

- cd to the vitis-hls project directory
- cd to the solution directory
- cd to `syn` directory
- cd to `report` directory
- open `[top function]\_csynth.rpt`


#### Observe Schedule Viewer (1)

#### **GUI**

Open Schedule Viewr



#### Observe Schedule Viewer (2)



#### Observe Schedule Viewer (3)

#### **CMD**

- cd to solution directory
- cd to `.autopilot/db/` directory
- open `[top\_function].verbose.sched.rpt`
  - -FSM

#### Lab2: Matrix Vector Multiplication

• MVM:  $V_{out}[i] = \sum_{k} M[i][k] * V_{in}[k]$ 

$$\begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix} \odot \begin{bmatrix} x \\ y \\ z \end{bmatrix} = \begin{bmatrix} 1 \cdot x + 0 \cdot x + 0 \cdot x \\ 0 \cdot y + 1 \cdot y + 0 \cdot y \\ 0 \cdot z + 0 \cdot z + 1 \cdot z \end{bmatrix} = \begin{bmatrix} x \\ y \\ z \end{bmatrix}$$

#### Create baseline

- Please create and configure the project as you did in FIR example.
- Implement a simple baseline.
- Pass C-Simulation and run Synthesis

```
// mvm.h
typedef float in_t;
typedef float out_t;
#define N 64
// mvm.cpp
void mvm(in_t M[N][N], in_t V_In[N], out_t V_Out[N]) {
  out_loop:
    for (int i = 0; i < N; i++) {
      out_t sum = 0;
    dot_product_loop:
      for (int j = 0; j < N; j++) {
         sum += V_In[j] * M[i][j];
      }
      V_Out[i] = sum;
    }
}</pre>
```

#### Analyze MVM Baseline (1)

- What optimizations does Vitis HLS apply automatically?
  - Look at the Vitis HLS Console or log information.

```
INFO: [XFORM 203-510] Pipelining loop 'out_loop' (mvm_srcs/mvm.cpp:28) in function 'mvm' automatically.


INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'out_loop' (mvm_srcs/mvm.cpp:28) in function 'mvm' for pipelining.

INFO: [HLS 200-489] Unrolling loop 'dot_product_loop' (mvm_srcs/mvm.cpp:28) in function 'mvm' completely with a factor of 64.
```

Pipeline "out\_loop", fully unroll "dot\_product\_loop"


### Analyze MVM Baseline (2)

Why the II is 32?



Look at the Schedule Viewer


#### Analyze MVM Baseline (3)




It take 32 cycles to read V\_In[] and M[i][]

#### Analyze MVM Baseline (4)

Why two fadds and two fmuls?





- Read 2 M[i][]s and do fmuls and fadds for them.
- HLS executes two fadds in parallel, and so as fmuls.

#### Quantization with AP\_Fixed

Use the "shortest" data type under precision requirements.

```
// mvm.h
#include "ap_fixed.h"
typedef ap_ufixed<8, 5> in_t;

Choose an appropriate out_t

// [xxxxx.xxx] * [xxxxx.xxx] * 64 = [16b.6b]
typedef ap_ufixed<22, 16> out_t;
```

Please try to optimize the design to satisfy the constraints: #DSP<10, #BRAM <100.

What's your best latency?

```
\leq 2000 ?
```

#### Optimized design

```
void mvm(in_t M[N][N], in_t V_In[N], out_t V_Out[N]) {
#pragma HLS interface m axi port=M
#pragma HLS interface m axi port=V In
#pragma HLS interface m axi port=V Out
#pragma HLS array partition variable=V In cyclic factor=16
#pragma HLS array partition variable=M dim=2 cyclic factor=16
out loop:
  for (int i = 0; i < N; i++) {
                                                          Try this optimized design.
    out t sum = 0;
dot product loop:
    for (int j = 0; j < N; j+=16) {
#pragma HLS pipeline II=1
      for (int jj = 0; jj < 16; jj++)
#pragma HLS unroll
         sum += V_In[j+jj] * M[i][j+jj];
    V Out[i] = sum;
}
                        Issue Type Slack Latency(cycles) Latency(ns) Iteration Latency Interval Trip Count Pipelined BRAM DSP
      Modules & Loops
                                                                  1223

∨ • mvm

                                          1222
                                                1.222E4
                                                                                          8 18479 24331
                                                                                 no
        C out loop
                                          1216
                                                              19
                                                                           64
                                                1.216E4
                                                                                 no
           C dot product loop
                                                90.000
                                                                    1
                                                                                yes
```


```
void mvm(in_t M[N][N], in_t V_In[N], out_t V_Out[N]) {
#pragma HLS interface m_axi port=M
#pragma HLS interface m axi port=V In
#pragma HLS interface m axi port=V Out
#pragma HLS array_partition variable=V In cyclic factor=16
#pragma HLS array partition variable=M dim=2 cyclic factor=16
out loop:
  for (int i = 0; i < N; i++) {
    out t sum = 0;
dot product loop:
    for (int j = 0; j < N; j+=16) {
#pragma HLS pipeline II=1
      for (int jj = 0; jj < 16; jj++)
#pragma HLS unroll
        sum += V_In[j+jj] * M[i][j+jj];
   V Out[i] = sum;
```


Why array\_partition with the configuration "cyclic factor=16"?


To provides enough ports (16) for the unrolled innermost loop. Finishing reads in one cycle allows II=1.


```
void mvm(in_t M[N][N], in_t V_In[N], out_t V_Out[N]) {
#pragma HLS interface m axi port=M
#pragma HLS interface m axi port=V In
#pragma HLS interface m axi port=V Out
#pragma HLS array_partition variable=V In cyclic factor=16
#pragma HLS array partition variable=M dim=2 cyclic factor=16
                                          Why split dot product loop into two loops (i
out loop:
  for (int i = 0; i < N; i++) {
                                          and jj)? (Tiling!)
    out t sum = 0;
dot product loop:
                                          To pipeline the partially unrolled loop.
    for (int j = 0; j < N; j+=16) {
#pragma HLS pipeline II=1
                                          (Equivalent to pipeline + partial unroll.)
      for (int jj = 0; jj < 16; jj++)
#pragma HLS unroll
                                          Tiling looks more explicit.
        sum += V In[j+jj] * M[i][j+jj];
    V Out[i] = sum;
```

```
void mvm(in_t M[N][N], in_t V_In[N], out_t V_Out[N]) {
#pragma HLS interface m axi port=M
#pragma HLS interface m axi port=V In
#pragma HLS interface m axi port=V Out
#pragma HLS array_partition variable=V In cyclic factor=16
#pragma HLS array partition variable=M dim=2 cyclic factor=16
                                        How does the produced hardware implement
out loop:
  for (int i = 0; i < N; i++) {
                                        16 additions in the innermost loop?
    out t sum = 0;
dot product loop:
                                        Look at the Schedule Viewer.
    for (int j = 0; j < N; j+=16) {
#pragma HLS pipeline II=1
     for (int jj = 0; jj < 16; jj++)
#pragma HLS unroll
       sum += V_In[j+jj] * M[i][j+jj];
    V Out[i] = sum;
```









```
void mvm(in_t M[N][N], in_t V_In[N], out_t V_Out[N]) {
#pragma HLS interface m_axi port=M
#pragma HLS interface m axi port=V In
#pragma HLS interface m axi port=V Out
#pragma HLS array partition variable=V In cyclic factor=16
#pragma HLS array partition variable=M dim=2 cyclic factor=16
                                        How does the produced hardware implement
out loop:
  for (int i = 0; i < N; i++) {
                                        16 additions in the innermost loop?
    out t sum = 0;
dot product loop:
                                        Look at the Schedule Viewer.
    for (int j = 0; j < N; j+=16) {
#pragma HLS pipeline II=1
     for (int jj = 0; jj < 16; jj++)
                                        Reduction tree
#pragma HLS unroll
        sum += V_In[j+jj] * M[i][j+jj];
                                        Why?
    V Out[i] = sum;

    better latency.

    adder is cheap.
```