# Parallel Programming for FPGAs (part 2) Practice

#### Lab1: Discrete Fourier Transform (DFT)

- The Discrete Fourier Transform (*DFT*) is a numerical variant of the Fourier Transform.
- The *DFT* transforms a sequence of *N* complex numbers  $\{g_k\} \coloneqq g_0, g_1, ..., g_{N-1}$  into another sequence of complex numbers  $\{G_n\} \coloneqq G_0, G_1, ..., G_{N-1}$ , which defined by

$$G_n=\sum_{k=0}^{N-1}g_k\cdot e^{-\frac{i2\pi}{N}kn}=\sum_{k=0}^{N-1}g_k\cdot s^{kn}$$
 , where  $s=\exp(-\frac{i2\pi}{N})$ 

### Discrete Fourier Transform (2)

$$G_n = \sum_{k=0}^{N-1} g_k \cdot s^{kn}$$

G = Sg, where

$$S = \begin{bmatrix} 1 & 1 & 1 & \cdots & 1 \\ 1 & s & s^2 & \cdots & s^{(N-1)} \\ 1 & s^2 & s^4 & \cdots & s^{2(N-1)} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 1 & s^{(N-1)} & s^{2(N-1)} & \cdots & s^{(N-1)(N-1)} \end{bmatrix}$$


Matrix vector multiplication

How to calculate  $s^k$  ( $s = \exp(-\frac{i2\pi}{N})$ )?

### Discrete Fourier Transform (3)

• Euler's Formula:  $e^{ix} = \cos x + i\sin x$ 

$$s^{k} = \exp\left(-\frac{i2\pi}{N} \cdot k\right)$$
$$= \cos\left(-\frac{2\pi}{N} \cdot k\right) + i\sin\left(-\frac{2\pi}{N} \cdot k\right)$$



$$s^k = s^{k+jN}, j \in N$$
  
 $s^k = s^{k \bmod N}$ 

#### Summary

Matrix-vector multiplication: G = Sg, where

$$S = \begin{bmatrix} 1 & 1 & 1 & \cdots & 1 \\ 1 & s & s^2 & \cdots & s^{(N-1)} \\ 1 & s^2 & s^4 & \cdots & s^{2(N-1)} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 1 & s^{(N-1)} & s^{2(N-1)} & \cdots & s^{(N-1)(N-1)} \end{bmatrix}$$

$$s^k = \exp\left(-\frac{i2\pi}{N} \cdot k\right)$$

$$= \cos\left(-\frac{2\pi}{N} \cdot k\right) + i\sin\left(-\frac{2\pi}{N} \cdot k\right)$$

$$(a+bi) * (c+di) = (ac-bd) + (bc+ad)i$$

#### Source files

- dft.h: typedef, macro, kernel declaration
- dft.cpp: HLS kernel definition
- dft\_tb.cpp: test bench for C-Simulation
- out.gold.dat: standard results for input data
- coefficients 1024.h: N = 1024
  - $-\cos_{\text{coefficients\_table[k]}} = \cos\left(-\frac{2\pi}{N} \cdot k\right)$
  - sin\_coefficients\_table[k]=  $\sin\left(-\frac{2\pi}{N} \cdot k\right)$   $s^{k} = \exp\left(-\frac{2\pi ki}{N}\right)$   $= \cos\left(-\frac{2\pi}{N} \cdot k\right) + i\sin\left(-\frac{2\pi}{N} \cdot k\right)$

#### Create baseline


- Create and configure the HLS project
- Create a baseline design
  - You may follow the template below.

```
void dft(DTYPE real in[N], DTYPE imag in[N],
         DTYPE real out[N],DTYPE imag out[N])
// 1. interface pragma, use m axi protocol
// 2. define local buffers, and load inputs to them.
                                                               run C-Simulation
// 3. matrix-vector multiplication loop
    for (int i=0; i<N; i++) {
                                                               run C-Synthesis
    // ...
         for (int j=0; j<N; j++) {
         // 3.1. load s[kn] from [cos/sin] coefficients table
         // 3.2. calculate complex multiply-accumulate
// 4. store answers through output interfaces
```


### Create baseline (2)

```
DTYPE real buf[N], imag buf[N];
DTYPE real ans[N], imag ans[N];
memcpy(real buf, real in, N * sizeof(DTYPE));
memcpy(imag buf, imag in, N * sizeof(DTYPE));
for (int i=0; i<N; i++) {
  real ans[i] = imag ans[i] = 0.:
  int exp = 0;
  for (int j=0; j<N; j++) {</pre>
    float real = cos coefficients table[exp];
    float imag = sin coefficients table[exp];
    real ans[i] += real * real_buf[j] - imag * imag_buf[j];
    imag ans[i] += real * imag buf[j] + imag * real buf[j];
    exp += i;
    if (exp >= N) exp -= N;
memcpy(real_out, real_ans, N * sizeof(DTYPE));
memcpy(imag out, imag ans, N * sizeof(DTYPE));
```


#### Baseline analysis







# Baseline analysis (2)



### Baseline analysis (3)

```
for (int j=0; j<N; j++) {
  float real = cos_coefficients_table[exp];
  float imag = sin_coefficients_table[exp];
  real_ans[i] += real * real_buf[j] - imag * imag_buf[j];
  imag_ans[i] += real * imag buf[j] + imag * real buf[j];
  exp += i;
  if (exp >= N) exp -= N;
for (i) {
                   i=k
                                     write
                          read
                                op
x = x + a;
                                                       write
                   i=k+1
                                           read
                                                  qo
                         RAW (read-after-write)
                          II \geq duration(read + op),
                          where duration(write) can be omitted by forwarding
```

#### Remove RAW

```
for (int i=0; i<N; i++) {</pre>
         for (int j=0; j<N; j++) {</pre>
             real_ans[i] += ..;
             imag_ans[i] += ..;
    for (int j=0; i<N; i++) {
         for (int i=0; j<N; j++) {
  loop
             real_ans[i] += ..;
exchange
             imag_ans[i] += ..;
                   Apply the optimization. Get design dft-opt.
```

# dft-opt analysis

Modules & Loops	ssue Type	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
✓ ● dft		115	1054774	1.055E7	5	1054775		no	20	17	4355	5983	0
C Loop 1		02	1025	1.025E4	3	1	1024	yes	:2	628	_	2	<u>=</u>
C Loop 2		- 7	1025	1.025E4	3	1	1024	yes	-7	-7.		7.	5
C Loop 3		02	1024	1.024E4	1	1	1024	yes	-2	62	_		<b>=</b>
C Loop 4		-	1024	1.024E4	1	1	1024	yes	17	7		7.5	=
C VITIS_LOOP_33_1_VITIS_LOOP_37_2		0.2	1048592	1.049E7	18	1	1048576	yes	-2	12	_	-	<u>=</u>
C Loop 6		-	1025	1.025E4	3	1	1024	yes	17	7	1.7	73	=
C Loop 7		-	1025	1.025E4	3	1	1024	yes	-2	-	_	-	=

Fully pipelining

#### Lab2: Fast Fourier Transform(FFT)

- Fast Fourier Transform (FFT)
  - DFT implemented by matrix-vector multiplication requires  $O(N^2)$  multiplications
  - FFT exploits the <u>structure of the matrix D</u> to reduce the complexity

$$s^{k} = \exp\left(-\frac{i2\pi}{N} \cdot k\right)$$

$$s^{k} = \exp\left(-\frac{i2\pi}{N} \cdot k\right)$$

$$= \cos\left(-\frac{2\pi}{N} \cdot k\right) + i\sin\left(-\frac{2\pi}{N} \cdot k\right)$$

- Cooley-Tukey algorithm
  - A divide-and-conquer approach


# Fast Fourier Transform (2)


- Recall DFT: X = Dx
  - D is the DFT coefficients
- For a 2-point DFT

$$S = \begin{bmatrix} W_2^{00} & W_2^{01} \\ W_2^{10} & W_2^{11} \end{bmatrix}, \text{ where } W = e^{-j2\pi}, \ W_4^{23} = e^{\frac{-j2\pi \cdot 2 \cdot 3}{4}}$$

$$G[0] = g[0] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 0}{2}} + g[1] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 1}{2}} = g[0] + g[1]$$

$$G[1] = g[0] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 0}{2}} + g[1] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 1}{2}} = g[0] - g[1]$$





# Fast Fourier Transform (3)

#### For a 4-point DFT

$$G[0] = (g[0] + g[2]) + e^{\frac{-j2\pi \cdot 0}{4}}(g[1] + g[3])$$

$$G[1] = (g[0] - g[2]) + e^{\frac{-j2\pi \cdot 1}{4}}(g[1] - g[3])$$

$$G[2] = (g[0] + g[2]) + e^{\frac{-j2\pi \cdot 2}{4}}(g[1] + g[3])$$


$$G[3] = (g[0] - g[2]) + e^{\frac{-j2\pi \cdot 3}{4}}(g[1] - g[3])$$

$$G[0] = (g[0] + g[2]) + e^{\frac{-j2\pi \cdot 0}{4}}(g[1] + g[3])$$

$$G[1] = (g[0] - g[2]) + e^{\frac{-j2\pi \cdot 1}{4}}(g[1] - g[3])$$

$$G[2] = (g[0] + g[2]) - e^{\frac{-j2\pi \cdot 0}{4}}(g[1] + g[3])$$

$$G[3] = (g[0] - g[2]) - e^{\frac{-j2\pi \cdot 1}{4}}(g[1] - g[3])$$



# Fast Fourier Transform (4)

$$G[k] = \sum_{n=0}^{N-1} g[n] \cdot e^{\frac{-j2\pi kn}{N}}, \text{ for } k = 0, \dots, N-1$$

$$G[k] = \sum_{n=0}^{\frac{N}{2}-1} g[2n] \cdot e^{\frac{-j2\pi k(2n)}{N}} + \sum_{n=0}^{\frac{N}{2}-1} g[2n+1] \cdot e^{\frac{-j2\pi k(2n+1)}{N}}$$

$$= \sum_{n=0}^{\frac{N}{2}-1} g[2n] \cdot e^{\frac{-j2\pi kn}{N/2}} + e^{\frac{-j2\pi k}{N}} \sum_{n=0}^{\frac{N}{2}-1} g[2n+1] \cdot e^{\frac{-j2\pi kn}{N/2}}$$
a)  $G[k] = A_k + W_N^k B_k$  where  $A$  is the DFT result of  $\{g_{2n}\} \coloneqq g_0, g_2, \dots, g_{N-2}, \dots$ 

and B is the DFT result of  $\{g_{2n+1}\} := g_1, g_3, ..., g_{N-1}$ 

# Fast Fourier Transform (5)

What is G[k + N/2] for k = 0, ..., N/2 - 1?

$$\begin{split} G[k+N/2] &= \sum_{n=0}^{\frac{N}{2}-1} g[2n] \cdot e^{\frac{-j2\pi\left(k+\frac{N}{2}\right)(2n)}{N}} + \sum_{n=0}^{\frac{N}{2}-1} g[2n+1] \cdot e^{\frac{-j2\pi\left(k+\frac{N}{2}\right)(2n+1)}{N}} \\ &= \sum_{\substack{N=0\\ \frac{N}{2}-1}} g[2n] \cdot e^{\frac{-j2\pi k(2n)}{N}} \cdot e^{-j2n\pi} + \sum_{n=0}^{\frac{N}{2}-1} g[2n+1] \cdot e^{\frac{-j2\pi k(2n+1)}{N}} \cdot e^{-j(2n+1)\pi} \\ &= \sum_{n=0}^{\frac{N}{2}-1} g[2n] \cdot e^{\frac{-j2\pi kn}{N/2}} - e^{\frac{-j2\pi kn}{N}} \sum_{n=0}^{\frac{N}{2}-1} g[2n+1] \cdot e^{\frac{-j2\pi kn}{N/2}} \end{split}$$


b) 
$$G[k + N/2] = A_k - W_n^k B_k$$

# Fast Fourier Transform (6)

a) 
$$G[k] = A_k + W_N^k B_k$$

b) 
$$G[k + N/2] = A_k - W_n^k B_k$$

```
G_{0,\dots,N-1} \leftarrow \text{fft\_recur}(g, N, s):
// DFT of (g_0, g_s, g_{2s}, ... g_{(N-1)s})
 if N = 1 then G_0 \leftarrow g_0
 else
   G_{0,\dots,N/2-1} \leftarrow \text{fft\_recur}(g, N/2, 2s)
   G_{N/2,\dots,N-1} \leftarrow \text{fft\_recur}(g+s, N/2, 2s)
   for k = 0 to N/2-1 do
     p \leftarrow G_{k}
     q \leftarrow \exp(-2\pi i k/N) G_{k+N/2}
     G_k \leftarrow p + q
     G_{k+N/2} \leftarrow p - q
   end for
 end if
```



### Fast Fourier Transform (7)

Bit reverse: prepare input data layout for divide-

and-conquer

$$(g_0, g_1, ..., g_{N-1})$$
 are divided into:  
 $(g_0, g_2, ..., g_{N-2})$  and  $(g_1, g_3, ..., g_{N-1})$ .

If the lowest bit of  $g_n$ 's original index (n&1) is O,  $g_k$  will be divided to the first sequence, otherwise the second sequence.

So,  $g_k$ 's new index should have (n&1) as its highest bit.


Repeat the procedure,  $g_n$ 's new index will be the bit-reverse (rev) of its original index.

```
Index
           Binary
                      Reversed
                                  Reversed
                        Binary
                                    Index
 0
             000
                         000
                                      0
             001
                         100
            010
                         010
  3
             011
                         110
             100
                         001
                                      5
                         101
             101
 6
             110
                         011
             111
                         111
```

```
rev_index ← rev (index):
    k = 1
    rev_index = 0
    while index > 0 do:
    rev_index |= (index&1) << k
    index = index >> 1
    k +=1
    end while
```

# Fast Fourier Transform (8)

• For N = 8,



# Fast Fourier Transform (9)

#### Iterative implementation

```
algorithm bit-reverse-copy(a,A) is input: Array a of n=2^{log_2(n)} complex values. output: Array A of size n. n \leftarrow a.length for k = 0 to n - 1 do A[rev(k)] := a[k]
```

```
algorithm iterative-fft is
 input: Array a of n=2^{log_2(n)} complex values.
 output: Array A the DFT of a.
 bit-reverse-copy(a, A)
 n \leftarrow a.length
 for s = 1 to \log_2(n) do
                                         stage loop
  m \leftarrow 2^{s}
  \omega_m \leftarrow \exp(-2\pi i/m)
                                          dft loop
  for k = 0 to n-1 by m do
    \omega \leftarrow 1
    for j = 0 to m/2 - 1 do
                                          butterfly
     t \leftarrow \omega A[k+j+m/2]
                                             loop
     u \leftarrow A[k+j]
     A[k+j] \leftarrow u+t
     A[k+j+m/2] \leftarrow u-t
     \omega \leftarrow \omega \cdot \omega_m
 return A
```

#### Summary

Iterative implementation of the divide-and-

conquer algorithm

```
algorithm bit-reverse-copy(a,A) is input: Array a of n=2^{log_2(n)} complex values. output: Array A of size n. n \leftarrow a.length for k = 0 to n - 1 do A[rev(k)] := a[k]
```

```
algorithm iterative-fft is
 input: Array a of n=2^{\log_2(n)} complex values.
 output: Array A the DFT of a.
 bit-reverse-copy(a, A)
 n \leftarrow a.length
 for s = 1 to \log_2(n) do
                                         stage loop
  m \leftarrow 2^{s}
  \omega_m \leftarrow \exp(-2\pi i/m)
                                           dft loop
  for k = 0 to n-1 by m do
    \omega \leftarrow 1
    for j = 0 to m/2 - 1 do
                                          butterfly
     t \leftarrow \omega A[k+j+m/2]
                                             loop
     u \leftarrow A[k+j]
     A[k+j] \leftarrow u+t
     A[k+j+m/2] \leftarrow u-t
     \omega \leftarrow \omega \cdot \omega_m
 return A
```

#### Create baseline

- Create and configure the HLS project
- Create a baseline design

#### Create baseline (2)

```
stage_R[M], stage_I[M]
                             stage_R[1], stage_I[1]
      stage_R[0], stage_I[0],
             g[2]
                               ·g[6]
                      Bit
                    Reverse
                               g[1]-
X_R, X_{I|g[5]}
                                                                           OUT_R,
             Legend
                                                                           OUT I
                                                  Stage 2
                                                            Stage 3
             2 point FFT
                                       Stage 1
             4 point FFT
             8 point FFT
```

#### Create baseline (3)

```
void bit_reverse(DTYPE X_R[N], DTYPE X_I[N],
                   DTYPE OUT_R[N], DTYPE OUT_I[N]) {
          // Insert your code here
                                                how to implement rev(k)?
algorithm bit-reverse-copy(a,A) is
input: Array a of N=2^{\log_2(N)} complex values.
                                                algorithm rev(i) is
output: Array A of size N.
                                                 ret := 0
 N \leftarrow a.length
                                                 for k = 0 to log 2(N) do
 for i = 0 to N - 1 do
                                                   rev := (rev << 1) | ( (i>>k) & 1)
 A[rev(i)] := a[i]
                                                  end for
 end for
                                                 return ret
   void bit_reverse(DTYPE X_R[N], DTYPE X_I[N], DTYPE OUT_R[N], DTYPE OUT_I[N]) {
        for (int i=0; i<N; i++) {
             int rev = 0;
```

rev = (rev << 1) | ((i >> k) & 1);

for (int k=0; k<M; k++) {

OUT\_R[rev] = X\_R[i]; OUT I[rev] = X I[i];

#### Create baseline (4)

```
void fft stage(int stage, DTYPE X R[N], DTYPE X I[N], DTYPE OUT R[N],
                        DTYPE OUT I[N]) {
        // Insert your code here
                                       void fft stage(int stage, DTYPE X R[N], DTYPE
                                                  X I[N], DTYPE OUT R[N], DTYPE OUT I[N]) {
  m \leftarrow 2^{s}
                                          int m = 1 << stage, mh = 1 << (stage-1);</pre>
                                          int offset = N >> stage;
  \omega_m \leftarrow \exp(-2\pi i/m)
                                          float w_r, w_i, u_r, u_i, a_r, a_i, t_r, t_i;
  for k = 0 to n-1 by m do
                                          for (int k = 0; k < N; k += m) {
    \omega \leftarrow 1
                                            int exp = 0;
                                            for (int j = 0; j < mh; j++) {
    for j = 0 to m/2 - 1 do
                                              w r = W real[exp], w i = W imag[exp];
     t \leftarrow \omega A[k + i + m/2]
                                              ur = XR[k+j], ui = XI[k+j];
     u \leftarrow A[k + j]
                                              a r = X R[k+j+mh], a i = X I[k+j+mh];
     A[k+i] \leftarrow u+t
                                              tr = (wr * ar - w i * a i);
                                             ti = (wr * ai + wi * ar);
     A[k+j+m/2] \leftarrow u-t
                                              OUT R[k+j] = u r + t r;
     \omega \leftarrow \omega \cdot \omega_m
                                              OUT_I[k+j] = u_i + t_i;
                                              OUT R[k+j+mh] = u r - t r;
\omega_m \leftarrow \exp(-2\pi i/m)
                                              OUT I[k+j+mh] = u i - t i;
                                              exp += offset;
= \exp(-2\pi i/N * (N/m))
=W real[N/m] + i W imag[N/m]
```

#### Create baseline (5)

Run C-Simulation and C-Synthesis

```
void store_results(DTYPE X[N], DTYPE OUT[N]) {
  memcpy(OUT, X, N * sizeof(DTYPE));
}
```

# Baseline analysis

Modules & Loops Is:	sue Type	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
∨ • fft @	II Violation	-	=	-	9	=	=	no	76	12	4247	5408	0
C VITIS_LOOP_46_1		_	1025	1.025E4	3	1	1024	yes	- 2	- 2	_	2	-
→ C VITIS_LOOP_36_1		15 <del>-1</del> 3	70	-	0.5	7	10	no	0.7	-	=	-	:=
VITIS_LOOP_61_1		12	20	_	1044	2	2	no	1/2	12	2	2	2
C VITIS_LOOP_63_2	II Violation	-	1041	1.041E4	20	2	512	yes	0	-	=	=	25
C Loop 3		12	1025	1.025E4	3	1	1024	yes	92	:12	2	20	2
C Loop 4		858	1025	1.025E4	3	1	1024	yes	85	0.7	=	<i>a</i> .	.=

undetermined trip count and latency

#### FFT Optimization

Inner loops have various behavior

Iterations of butterfly\_loop and dft\_loop depend on induction variable "s" of stage\_loop.

Thus, the stage\_loop can't be simply statically pipelined.

Apply *dataflow* optimization among stages: *dynamic* pipelining How much stages?  $log_2 N$ 

#### Add dataflow

```
void fft(DTYPE X R[N], DTYPE X I[N], DTYPE OUT R[N], DTYPE OUT I[N])
{
#pragma HLS interface m axi port=X R
#pragma HLS interface m axi port=X I
#pragma HLS interface m axi port=OUT R
#pragma HLS interface m axi port=OUT I
#pragma HLS dataflow
  DTYPE stage R[M+1][N], stage I[M+1][N];
#pragma HLS array partition variable=stage R dim=1 complete
#pragma HLS array partition variable=stage I dim=1 complete
  bit reverse(X R, X I, stage R[0], stage I[0]);
  for (int stage=0; stage<M; stage++) {</pre>
    #pragma HLS unroll
    fft_stage(stage+1, stage_R[stage], stage_I[stage], stage_R[stage+1],
stage I[stage+1]);
  store results(stage R[M], OUT R);
  store results(stage I[M], OUT I);
```

#### Dataflow analysis

```
Vitis HLS Console
INFO: [XFORM 203-712] Applying dataflow to function 'fft'
             'bit reverse6'
             'fft stage7'
                                              Modules & Loops
                                                                 Issue Type Slack Latency(cycles) Latency(ns) Iteration Latency Interval
             'fft stage8'
                                              ∨ Ø fft
                                                                                        7374
                                                                                                7.374E4
                                                                                                                        1034
             'fft stage9'
                                                                                                5.300E3
                                                                                         530
                                                                                                                         530
                                                • fft stage15
            'fft stage10'
                                                  fft stage14
                                                                                                5.300E3
                                                                                                                         530
                                                                                         530
            'fft stage11'
                                                  • fft stage13
                                                                                         530
                                                                                                5.300E3
                                                                                                                         530
            'fft stage12'
                                                   • fft stage12
                                                                                         530
                                                                                                5.300F3
                                                                                                                         530
            'fft stage13'
                                                  fft_stage11
                                                                                                5.300E3
                                                                                         530
                                                                                                                         530
            'fft stage14'
                                                  • fft stage10
                                                                                                5.300E3
                                                                                         530
                                                                                                                         530
            'fft stage15'
                                                   • fft_stage9
                                                                                                5.300E3
                                                                                         530
                                                                                                                         530
            'fft stage16'
                                                   • fft stage8
                                                                                         530
                                                                                                5.300F3
                                                                                                                         530
             'store results17'
                                                   fft stage7
                                                                                                5.300E3
                                                                                         530
                                                                                                                         530
             'store results18'.
                                                   • fft_stage16
                                                                                         529
                                                                                                5.290E3
                                                                                                                         529
                                                   bit reverse6
                                                                                        1033
                                                                                                1.033E4
                                                                                                                        1033
                                                   store results17
                                                                                        1031
                                                                                                1.031E4
                                                                                                                        1031
                                                  store results18
                                                                                        1031
                                                                                                1.031E4
                                                                                                                        1031
```

				store results
hit roverse	fft_stage7	fft stage8		Store_resurts
bit_reverse	III_Stage/	III_Stageo	•••	store results
	-			Store_resurts

Name	Pipelined	Latency	Iteration Latency	Initiation Interval	Trip count
fft_stage7	7	530	_	530	18T 1
<ul><li>VITIS_LOOP_61_1_VITIS_LOOP_63_2</li></ul>	yes	528	18	1	512

#### **C/RTL Cosimulation**

- Test register-transfer level (RTL) design synthesized by the HLS tool
  - Synthesize HLS kernel into RTL
  - 2. Converts inputs in testbench into input signals
  - Feed input signals to RTL-level simulation, capture output signals
  - 4. Continue testbench program with the kernel function replaced by the captured signals.

```
//Generate input data
for(int i=0; i<N; i++){
    In_R[i] = i; In_I[i] = 0.0;
}
//Perform FFT
fft(In_R, In_I, Out_R, Out_I);
// comparing with golden output
for(int i=0; i<N; i++) {
    Out_R
    Out_I
    // .. compare Out_R, Out_I with std answers
}</pre>
```


#### Why Co-Simulation?


- Advantages
  - Reflect any optimizations
    - including architectual opts, such as pipelining
  - Accurate cycle information
    - especially stalling cycles in dataflow

- Disadvantages
  - cycle-by-cycle simulation is much slower
  - limited error messages

#### Co-Simulation

- Run Co-Simulation
  - this is SLOW!





# Co-Simulation (2)

#### Cosimulation Report for 'fft'

#### General Information

Date: Sat Mar 19 13:02:25 CST 2022

Version: 2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)

Project: fft

Status: Pass

#### **Cosim Options**

Tool: Vivado XSIM RTL: Verilog

#### Performance Estimates ①

\$ ⊞ **□ >** 

Modules	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
∨ ⊠ fft				7386	7386	7386
<ul><li>fft_stage15</li></ul>				530	530	530
<ul><li>fft_stage14</li></ul>				530	530	530
<ul><li>fft_stage13</li></ul>				530	530	530
<ul><li>fft_stage12</li></ul>				530	530	530
<ul><li>fft_stage11</li></ul>				530	530	530
<ul><li>fft_stage10</li></ul>				530	530	530
<ul><li>fft_stage9</li></ul>				530	530	530
<ul><li>fft_stage8</li></ul>				530	530	530
<ul><li>fft_stage7</li></ul>				530	530	530
<ul><li>fft_stage16</li></ul>				529	529	529
<ul><li>bit_reverse6</li></ul>				1038	1038	1038
store_results1	7			1038	1038	1038
<ul><li>store results1</li></ul>	8			1038	1038	1038


solution1 (Vivado IP Flow Target)

Solution:

Product family: zynq

Target device: xc7z010-clg400-1

# Co-Simulation (3)





iii Properties www.nin	igs = Guidance = C	Source Datanow A										
Process Channel												
Name	Cosim Category	Cosim Stalling Time	Cosim Read Block Time	Cosim Write Block Time	Cosim Stall No Start	Cosim Stall No Continue	Cosim AVG II	Cosim Max II	Cosim Min II	Cosim AVG Latency	Cosim Max Latency	Cosim Min Li
bit_reverse6_U0	none	0.00%	0.00%	0.00%	0.00%	0.00%	N/A	N/A	N/A	1038	1038	1038
fft_stage7_U0	none	0.00%	0.00%	0.00%	0.00%	0.00%	N/A	N/A	N/A	530	530	530
fft_stage8_U0	none	0.00%	0.00%	0.00%	0.00%	0.00%	N/A	N/A	N/A	530	530	530
fft_stage9_U0	none	0.00%	0.00%	0.00%	0.00%	0.00%	N/A	N/A	N/A	530	530	530

#### Better dataflow

Name	BRAM
Channels(22)	88
<ul><li>pingpong</li></ul>	88
◆ stage_I_0_U	4
stage_I_1_U	4
stage_I_10_	U 4
◆ stage_I_2_U	4
◆ stage_I_3_U	4
stage_I_4_U	4
◆ stage_I_5_U	4
♦ stage_I_6_U	4
◆ stage_I_7_U	4
stage_I_8_U	4
◆ stage_I_9_U	4
♦ stage_R_0_l	J 4
◆ stage_R_1_L	J 4
stage_R_10	_U 4
♦ stage_R_2_l	J 4
♦ stage_R_3_l	J 4

```
use FIFO?
```

```
for (int k = 0; k < N; k += m) {
for (int j = 0; j < mh; j++) {
   u_r = X_R[k+j], u_i = X_I[k+j];
   a_r = X_R[k+j+mh], a_i = X_I[k+j+mh];
   OUT_R[k+j] = u_r + t_r;
   OUT I[k+j] = u i + t i;
   OUT_R[k+j+mh] = u_r - t_r;
   OUT_I[k+j+mh] = u_i - t_i;
           Not strictly In-Order
```