
编辑母版文本样式

FULL CYCLE SIMULATION USING VERILATOR

Introduction to Verilator

- Verilator is the state-of-the-art RTL simulator
 - support a lot of SystemVerilog feature
 - compile Verilog / SystemVerilog to C++



This LAB

- This lab is divided into 4 parts
 - use verilator to lint code
 - write a simple C++ testbench
 - use verilator to run coverage test
 - build large design and tune compilation options

Install depedency

- apt install npm lcov cloc
- npm install light-server

Part. 1. Lint

• In 01-simple, the 'alu.sv' has some typos

verilator --lint-only alu.sv

check the output and fix the typos

- The testbench is a simple alu
 - the detailed implementation is in alu.sv
 - the functional equivalent module is in alu_tb.sv

Add verilator compile command to Makefile

```
trace.vcd: alu.sv alu_tb.sv tb.cpp
  verilator --sv --cc --exe --trace --build $^
    ./obj_dir/Valu
```

- --sv: this is a sv module
- ––cc: compile to cpp
- ––exe: build executable, not library
- --build: build after emit
- --trace: enable signal trace
- \$^: means the alu.sv alu_tb.sv tb.cpp
 - the order matters!


- First tell verilator the command args
- Instanciate the target module
- Open trace file
- Run test
- Close trace file

```
int main(int argc, char ** argv) {
    Verilated::commandArgs(argc, argv);
    auto dut = new Valu;
    Verilated::traceEverOn(true):
    auto tfp = new VerilatedVcdC;
    dut->trace(tfp, 99);
    tfp->open("trace.vcd");
    // CODE HERE
    tfp->close();
    return 0;
```

- make, to ensure no compilation error
- Then, we enumerate all funct, and generate test input
- unlike SystemC, verilator has no timing information
 - the time cycle is user managed tfp->dump(time++)

```
uint64_t time = 0;
for(int i = 0; i < 8; i++) {
    for(int j = 0; j < 100; j++) {
        dut->funct = i;
        dut->in_a = rand();
        dut->in_b = rand();
        dut->eval();
        tfp->dump(time++);
        assert(dut->out == dut->gold);
    }
}
```

- make to compile and run
- make show to show the waveform



- In 02-coverage, the design is the same as 01
- Modify the Makefile

```
cov.dat cov.info &: alu.sv alu_tb.sv tb.cpp
  verilator -cc --build --exe --coverage $^
    ./obj_dir/Valu
  verilator_coverage cov.dat -write-info cov.info
```

- --coverage: turn on coverage test
- . /obj_dir/Valu: run target program to gen coverage data
- verilator_coverage: convert converage data

- Add Code to export coverage data:
 - run make to do coverage test

```
int main(int argc, char ** argv) {
    Verilated::commandArgs(argc, argv);
    auto dut = new Valu;
    for(int i = 0; i < 8; i++) {
        for(int j = 0; j < 100; j++) {
            dut->funct = i;
            dut->in a = rand();
            dut->in b = rand();
            dut->eval();
   Verilated::threadContextp()->coveragep()->write("cov.dat");
    return 0;
```

show coverage stat: make stat

```
stat: cov.info
    lcov --summary cov.info
```

• There is only 97.1% coverage

```
lcov --summary cov.info
Reading tracefile cov.info
Summary coverage rate:
  lines....: 97.1% (67 of 69 lines)
  functions..: no data found
  branches...: no data found
```

Open coverage report to find uncovered code

- Open your browser, open http://localhost:4000
 - modify the code to cover the

```
LCOV - cov.info - 02-coverage/a× +
                                                                                        - - X
             0.0.0.0:4000/02-coverage/alu.sv.gcov.html
                                                              目☆ 坐 🚯
                               shift op1 = {<<{in a}};
49
          100 :
50
          100 :
                               shift op2 = in b[4:0];
51
                           end
52
                           default: begin
         1002 :
53
          501:
                               shift op1 = 0;
54
          501 :
                               shift op2 = 0;
55
             end
56
                       endcase
57
           1:
                       shift_out_tmp = shift_op1 << shift_op2;</pre>
58
                       case(funct)
           1:
59
          200 :
                           op shl: shift out = shift out tmp;
60
          200 :
                           op shr: shift out = {<<{shift out tmp}};
61
         1002 :
                           default: shift out = shift out tmp;
62
                       endcase
63
                    end
                    always comb begin
65
           2:
66
           1:
                       case(funct)
67
          200 :
                           op add: out = add out;
68
          200 :
                           op sub: out = add out;
          200 :
                           op shl: out = shift out;
70
          200 :
                           op shr: out = shift out;
                           op_and: out = in a & in b;
71
          200 :
72
          200 :
                           op or: out = in a | in b;
73
           0 :
                           op xor: out = in a ^ in b;
74
          202 :
                           op zero: out = 0;
75
                       endcase
76
                    end
77
              : endmodule
                               Generated by: LCOV version 1.16
```

Part. 4. Large Design

• In 03-large, follow the README.md