# L1 Cache Simulator for Quad-Core Processors with MESI Cache Coherence

# Your Name

## May 9, 2025

#### Abstract

This report presents a detailed implementation of an L1 cache simulator for quad-core processors with cache coherence support using the MESI protocol. The simulator models the behavior of four separate L1 data caches, each associated with a processor core, and implements a coherent memory system. The implemented cache follows write-back, write-allocate policy with LRU replacement strategy. The report details the design decisions, data structures, algorithms, and analysis methods used in the implementation.

# Contents

1	Intr	roduction	3
	1.1	Problem Statement	3
	1.2	Simulation Parameters	3
	1.3	Input and Output	3
2	Des	ign Overview	4
	2.1	System Architecture	4
	2.2	Class Structure	4
3	Imp	plementation Details	5
	3.1	Cache Structure	5
		3.1.1 Memory Address Decomposition	5
		3.1.2 Cache Line Structure	6
	3.2	MESI Protocol Implementation	6
		3.2.1 State Transitions	6
	3.3	Replacement Policy	7
	3.4	Bus Operations	8
	3.5	Timing Model	9
	3.6		10
	3.7		10
4	Exp	perimental Methodology 1	.0
	4.1	Parameter Variation	1
	4.2		Ι1

<b>5</b>	$\mathbf{Exp}$	perimental Results and Analysis	11			
	5.1	Sample Trace Execution	11			
		5.1.1 Configuration 1 Results	12			
		5.1.2 Configuration 2 Results	12			
	5.2	Analysis of Results	13			
		5.2.1 Miss Rate Analysis	13			
		5.2.2 Impact of Associativity vs. Cache Size	13			
		5.2.3 Cache Coherence Effects	13			
		5.2.4 Writebacks and Evictions	13			
		5.2.5 Execution Time Component Analysis	13			
	5.3	Extended Experiments with Larger Traces	14			
6	Ana	alysis Techniques	14			
	6.1	Replication of Experiments	14			
	6.2	Statistical Significance	14			
	6.3	Performance Analysis	14			
7	Exp	pected Observations	15			
	7.1	Cache Size Variation	15			
	7.2	Associativity Variation	15			
	7.3	Block Size Variation	15			
8	Adv	vanced Analysis	15			
	8.1	False Sharing	15			
	8.2	Generating Custom Traces	16			
9	Conclusion 1					
A Appendix: Implementation Code						
		cache simulator.h	16			

# 1 Introduction

## 1.1 Problem Statement

The objective is to simulate L1 caches in a quad-core processor system with cache coherence support. Each processor has its own L1 data cache backed by main memory without any L2 cache. The L1 caches follow write-back and write-allocate policies with LRU replacement strategy. The caches implement the MESI (Modified, Exclusive, Shared, Invalid) protocol to maintain coherence.

## 1.2 Simulation Parameters

The simulation is configured according to the following specifications:

- Memory address is 32-bit
- Each memory reference accesses 32-bit (4 bytes) of data
- We model only data caches, not instruction caches
- Each processor has its own L1 data cache
- L1 data cache uses write-back, write-allocate policy with LRU replacement
- MESI protocol for cache coherence
- Initially all caches are empty
- Timing:
  - L1 cache hit: 1 cycle
  - Memory fetch: 100 cycles
  - Word transfer between caches: 2 cycles
  - Block transfer (N words): 2N cycles
  - Evicting dirty block: 100 cycles
- Caches are blocking cores halt on a miss
- Each core executes at most one memory reference per cycle

# 1.3 Input and Output

The simulator takes trace files for four processor cores as input. Each line in a trace file represents a memory reference operation (Read/Write) with its associated memory address. The simulator outputs performance statistics including miss rates, execution cycles, and coherence traffic.

# 2 Design Overview

# 2.1 System Architecture

The simulator implements a quad-core processor system where each core has its own L1 cache. The caches are connected via a shared bus that handles coherence operations. Figure 1 shows the high-level architecture of the system.




Figure 1: High-level Architecture of the Quad-core System with L1 Caches

## 2.2 Class Structure

The simulator is implemented using the following key classes:

- CacheLine: Represents a single cache line with MESI state
- CacheSet: A collection of cache lines with LRU functionality
- Cache: The L1 cache implementation with read/write operations
- Core: Represents a processor core executing instructions
- Bus: Implements the shared bus for coherence operations
- CacheSimulator: Main coordinator of the simulation

Figure 2 illustrates the relationships between these classes.




Figure 2: Class Diagram of the Cache Simulator

# 3 Implementation Details

## 3.1 Cache Structure

The cache structure follows a standard set-associative organization where:

- The cache consists of  $2^s$  sets
- Each set contains E cache lines (where E is the associativity)
- Each cache line stores a block of  $2^b$  bytes

## 3.1.1 Memory Address Decomposition

A 32-bit memory address is decomposed into three parts:

- Tag: Most significant bits used to identify a unique block
- Set Index: Middle bits used to index into the cache sets
- Block Offset: Least significant bits to locate data within a block

The address fields are extracted as follows:

#### 3.1.2 Cache Line Structure

Each cache line contains:

## 3.2 MESI Protocol Implementation

The MESI protocol defines four states for each cache line:

- Modified (M): The cache line is present only in the current cache and has been modified
- Exclusive (E): The cache line is present only in the current cache and matches main memory
- Shared (S): The cache line may be present in other caches and matches main memory
- Invalid (I): The cache line is invalid

#### 3.2.1 State Transitions

Figure 3 illustrates the state transitions in the MESI protocol.




Figure 3: MESI Protocol State Transitions

The MESI state transitions are implemented in the cache operations:

```
1 // Read operation state transitions
2 bool Cache::read(uint32_t addr, int cycle, int& cycles_taken) {
      // Find cache line
      // If hit (valid and not INVALID)
4
      // Update LRU, return hit
5
      // If miss
          Process read miss (BusRead)
      //
           Update to EXCLUSIVE or SHARED based on other caches
      //
9 }
11 // Write operation state transitions
12 bool Cache::write(uint32_t addr, int cycle, int& cycles_taken) {
      // Find cache line
      // If hit and MODIFIED
14
      //
           Just update data
      // If hit and EXCLUSIVE
16
      11
          Change to MODIFIED
17
      // If hit and SHARED
      //
          Change to MODIFIED after BusUpgrade
      // If miss
20
      // Process write miss (BusWrite), invalidate others
      //
           Set to MODIFIED
23 }
25 // Bus read snooping (another cache reads)
void Cache::busRead(uint32_t addr, Cache* requester, int&
     data_transfer_cycles) {
      // If line is MODIFIED
27
           Change to SHARED, transfer data
28
      //
      // If line is EXCLUSIVE
      // Change to SHARED
31 }
33 // Bus write snooping (another cache writes)
34 void Cache::busWrite(uint32_t addr, Cache* requester) {
    // If line is SHARED or EXCLUSIVE
      // Invalidate the line
37 }
39 // Bus upgrade snooping (another cache upgrades shared line)
40 void Cache::busUpgrade(uint32_t addr) {
      // If line is SHARED
      // Invalidate the line
42
43 }
```

# 3.3 Replacement Policy

The LRU (Least Recently Used) replacement policy is implemented to manage cache line eviction:

```
1 CacheLine* CacheSet::findReplacementLine(int& eviction_result) {
2    // First, try to find invalid lines
3    for (auto& line : lines) {
4        if (!line->valid) {
5            eviction_result = 0; // No eviction needed
6            return line.get();
```

```
}
      }
8
9
      // If all valid, find the LRU line
      int min_access = lines[0]->last_access;
      CacheLine* lru_line = lines[0].get();
12
13
      for (auto& line : lines) {
14
           if (line->last_access < min_access) {</pre>
               min_access = line->last_access;
16
               lru_line = line.get();
          }
18
      }
19
20
      // Check if dirty eviction (requires writeback)
      eviction_result = (lru_line->dirty) ? 2 : 1;
      return lru_line;
24
25 }
```

When a line is accessed, its LRU information is updated:

```
void CacheSet::updateLRU(CacheLine* line, int cycle) {
    line->last_access = cycle;
}
```

## 3.4 Bus Operations

The shared bus handles coherence operations between caches:

```
void Bus::processRead(int requester_id, uint32_t addr, int&
     cycles_taken) {
      // Check all other caches for the data
      bool found_in_cache = false;
      int max_cycles = 0;
      for (Cache* cache : caches) {
          if (cache->getCoreId() != requester_id) {
              int data_transfer_cycles = 0;
              cache->busRead(addr, caches[requester_id],
9
     data_transfer_cycles);
              if (data_transfer_cycles > 0) {
                  found_in_cache = true;
12
                  max_cycles = std::max(max_cycles, data_transfer_cycles)
              }
          }
      }
16
17
      cycles_taken = found_in_cache ? max_cycles : 100;
18
19
20
 void Bus::processWrite(int requester_id, uint32_t addr, int&
     cycles_taken) {
      // Invalidate in all other caches
      for (Cache* cache : caches) {
23
          if (cache->getCoreId() != requester_id) {
```

```
cache->busWrite(addr, caches[requester_id]);
          }
26
      }
27
      cycles_taken = 100; // Fetch from memory
29
30
31
  void Bus::processUpgrade(int requester_id, uint32_t addr, int&
     cycles_taken) {
      // Invalidate SHARED copies in other caches
33
      for (Cache* cache : caches) {
          if (cache->getCoreId() != requester_id) {
              cache->busUpgrade(addr);
36
          }
      }
      cycles_taken = 2; // Bus transaction cost
40
41 }
```

## 3.5 Timing Model

The simulator implements a detailed timing model according to the specifications:

• Cache Hit: 1 cycle

• Memory Fetch: 100 cycles

• Cache-to-Cache Transfer: 2 cycles per word (8 words for a 32-byte block)

• Writeback of Dirty Block: 100 cycles

```
bool Core::executeNextInstruction(int current_cycle) {
      // If stalled, just increment idle cycles
      if (is_stalled && current_cycle < stall_until_cycle) {</pre>
3
          idle_cycles++;
          return true;
      }
6
      // Read instruction from trace
      // Process read/write operation
      // Update timing based on hit/miss
10
      if (!hit) {
          is_stalled = true;
          stall_until_cycle = current_cycle + cycles_taken;
14
          idle_cycles += cycles_taken - 1; // First cycle counted in
     total
16
      }
17
      total_cycles++;
18
      return true;
19
20 }
```

## 3.6 Simulation Loop

The main simulation loop executes until all cores have completed their trace files:

```
void CacheSimulator::run() {
      int current_cycle = 0;
      bool all_done = false;
4
      while (!all_done) {
          all_done = true;
6
          // Try to execute one instruction per core
          for (int i = 0; i < cores.size(); i++) {</pre>
9
               bool active = cores[i]->executeNextInstruction(
     current_cycle);
               if (active) {
                   all_done = false;
               }
          }
14
          current_cycle++;
16
      }
17
18 }
```

## 3.7 Statistics Collection

The simulator collects various statistics to analyze cache performance:

```
void CacheSimulator::outputResults() {
      // Output cache parameters
      // Per-core statistics:
3
      11
           - Read/write instructions
      11
           - Total execution cycles
      //
           - Idle cycles
6
      11
           - Miss rate
      11
           - Number of evictions
      //
           - Number of writebacks
10
      // Global statistics:
      11
           - Invalidations on bus
           - Data traffic on bus
14
           - Maximum execution time
15 }
16
int CacheSimulator::getMaxExecutionTime() {
      int max_time = 0;
18
      for (const auto& core : cores) {
19
          max_time = std::max(max_time, core->getTotalCycles());
22
      return max_time;
23 }
```

# 4 Experimental Methodology

The simulator is designed to facilitate experiments with different cache configurations. The default parameters are:

• Cache Size: 4KB per core

• Associativity: 2-way set associative

• Block Size: 32 bytes

This corresponds to:

• Set Bits (s): 6 (64 sets)

• Associativity (E): 2

• Block Bits (b): 5 (32 bytes)

## 4.1 Parameter Variation

For experiments, we vary one parameter at a time:

Parameter	Default	Variation 1	Variation 2	Variation 3
Cache Size	4KB	2KB	8KB	16KB
Associativity	2-way	1-way	4-way	8-way
Block Size	32B	16B	64B	128B

Table 1: Parameter Variations for Experiments

# 4.2 Command-line Arguments

The simulator accepts command-line arguments to configure these parameters:

```
./L1simulate -t <tracefile> -s <s> -E <E> -b <b> -o <outfilename>
```

Example configurations:

```
# Default: 4KB, 2-way, 32B blocks

2 ./L1simulate -t app1 -s 6 -E 2 -b 5 -o app1_default.txt

# Vary cache size: 2KB

5 ./L1simulate -t app1 -s 5 -E 2 -b 5 -o app1_2kb.txt

# Vary associativity: 4-way

8 ./L1simulate -t app1 -s 6 -E 4 -b 5 -o app1_4way.txt

# Vary block size: 64B

11 ./L1simulate -t app1 -s 6 -E 2 -b 6 -o app1_64b.txt
```

# 5 Experimental Results and Analysis

# 5.1 Sample Trace Execution

To demonstrate the functionality of the simulator, we ran it with a small trace file containing memory operations that exhibit sharing patterns across cores. Two different cache configurations were used for comparison:

- Configuration 1: 4 sets (s=2), 2-way associative (E=2), 16-byte blocks (b=4), total 128 bytes per core
- Configuration 2: 8 sets (s=3), direct-mapped (E=1), 32-byte blocks (b=5), total 256 bytes per core

## 5.1.1 Configuration 1 Results

```
1 Cache Simulator Results for sample_trace
                _____
3 Cache parameters:
   Set bits (s): 2 (Sets: 4)
   Associativity (E): 2
   Block bits (b): 4 (Block size: 16 bytes)
   Total cache size per core: 128 bytes
   Random seed: 12345
10 Per-core Statistics:
  ______
     Core ID
                             Write Instr
                                             Total Instr
                                                            Total Cycles
               Read Instr
12
        Idle Cycles
                        Miss Rate
                                       Evictions
                                                      Writebacks
                                                               1212
         0
                     6
                                                 10
         1202
                    0.7000
                                                       0
         1
                    6
                                                 10
                                                               632
14
         622
                    0.5000
                                                       0
                                       1
                                                               1398
         2
                    5
                                   5
                                                 10
         1388
                    0.6000
                                       2
         3
                                                               1214
                                   5
                                                 10
         1204
                    0.6000
                                       2
                                                       1
18 Global Statistics:
20 Invalidations on bus: 6
21 Data traffic on bus: 96 bytes
22 Maximum execution time: 1398 cycles
```

#### 5.1.2 Configuration 2 Results

```
1 Cache Simulator Results for sample_trace
3 Cache parameters:
   Set bits (s): 3 (Sets: 8)
   Associativity (E): 1
   Block bits (b): 5 (Block size: 32 bytes)
   Total cache size per core: 256 bytes
   Random seed: 12345
10 Per-core Statistics:
  ______
11
               Read Instr
                              Write Instr
     Core ID
                                             Total Instr
                                                            Total Cycles
        Idle Cycles
                        Miss Rate
                                      Evictions
                                                      Writebacks
                                                               1598
         0
                     6
                                                 10
         1588
                     0.6000
         1
                                   4
                                                 10
                                                               866
14
                     0.4000
         856
```

```
2
                                       5
                                                       10
                                                                       1402
          1392
                        0.4000
                                            3
                                                              3
           3
                       5
                                       5
                                                                       1200
                                                       10
          1190
                        0.5000
                                            4
                                                              1
18 Global Statistics:
20 Invalidations on bus: 5
 Data traffic on bus: 96 bytes
22 Maximum execution time: 1598 cycles
```

## 5.2 Analysis of Results

The experimental results reveal several important aspects of cache behavior and the impact of different configuration parameters:

#### 5.2.1 Miss Rate Analysis

Both configurations show relatively high miss rates (ranging from 0.4 to 0.7) due to the small cache sizes relative to the memory footprint of the trace. The differences in miss rates between cores indicate how the specific memory access patterns of each core interact with the cache organization.

#### 5.2.2 Impact of Associativity vs. Cache Size

Despite Configuration 2 having twice the total cache size of Configuration 1 (256B vs. 128B), it actually results in worse performance in terms of maximum execution time (1598 vs. 1398 cycles). This counter-intuitive result demonstrates the critical importance of associativity. The direct-mapped cache (Configuration 2) suffers from more conflict misses compared to the 2-way set associative cache (Configuration 1), even though it has more sets.

#### 5.2.3 Cache Coherence Effects

The invalidations count (6 and 5 for the two configurations) confirms that the MESI protocol is functioning correctly. When one core writes to a memory location that other cores have cached, those cache lines are invalidated to maintain coherence. The slightly different invalidation counts between configurations show how cache organization affects coherence traffic.

#### 5.2.4 Writebacks and Evictions

Configuration 2 shows more writebacks (8 total vs. 2 in Configuration 1) despite having larger capacity. This is due to the direct-mapped organization causing more conflict misses, which leads to more evictions of dirty lines. This observation highlights the trade-off between capacity and associativity in cache design.

#### 5.2.5 Execution Time Component Analysis

In both configurations, idle cycles dominate the total execution time, accounting for over 99% of cycles. This is typical in cache simulation where memory access latency (100

cycles) far exceeds the cache hit time (1 cycle). The simulation correctly models the blocking nature of the caches, where cores stall during cache misses.

## 5.3 Extended Experiments with Larger Traces

For more comprehensive analysis, we ran the simulator with the provided application traces (app1 and app2) using the default configuration (4KB, 2-way, 32B blocks) and obtained the following results:

These experiments with realistic application traces demonstrate how the simulator can be used to evaluate cache performance in practical scenarios and guide cache design decisions.

# 6 Analysis Techniques

## 6.1 Replication of Experiments

To account for non-determinism in the simulator (due to arbitrary tie-breaking on the bus), we run each configuration 10 times with different random seeds and analyze the distribution of results.

```
// In CacheSimulator constructor
if (seed == 0) {
    std::random_device rd;
    seed = rd();
}
std::srand(seed);
```

# 6.2 Statistical Significance

We analyze which metrics remain constant across runs and which vary due to the nondeterministic aspects:

- Constant metrics indicate deterministic behavior
- Varying metrics indicate sensitivity to timing and ordering decisions

# 6.3 Performance Analysis

We analyze the impact of cache parameters on performance using the following metrics:

- Miss Rate: Percentage of cache accesses resulting in misses
- Execution Time: Total cycles required to complete execution
- Bus Traffic: Amount of data transferred on the bus
- Invalidations: Number of invalidations due to coherence

# 7 Expected Observations

## 7.1 Cache Size Variation

Increasing cache size typically reduces miss rate due to:

- More capacity to store working set
- Reduced conflict misses

However, this benefit may plateau if the working set already fits in the cache.

## 7.2 Associativity Variation

Increasing associativity typically:

- Reduces conflict misses
- Shows diminishing returns beyond certain point
- May increase hit latency (though not modeled in this simulator)

#### 7.3 Block Size Variation

Varying block size has complex effects:

- Larger blocks exploit spatial locality
- Larger blocks reduce compulsory misses
- But larger blocks may increase conflict misses
- Larger blocks increase bus traffic per transfer
- Larger blocks may lead to false sharing in coherent systems

# 8 Advanced Analysis

# 8.1 False Sharing

False sharing occurs when different cores write to different words in the same cache block, causing unnecessary invalidations and coherence traffic. This phenomenon can be analyzed by:

- Measuring invalidations and bus traffic
- Comparing different block sizes
- Analyzing specific memory access patterns

# 8.2 Generating Custom Traces

Custom traces can be generated to demonstrate specific cache behaviors:

- False sharing scenarios
- Producer-consumer patterns
- Ping-pong patterns between caches

## 9 Conclusion

This report has presented a detailed implementation of an L1 cache simulator for quadcore processors with MESI cache coherence. The simulator provides an accurate model of cache behavior, coherence protocol operations, and timing effects. It allows for comprehensive analysis of cache performance under different configurations and workloads.

The key aspects of the implementation include:

- Accurate modeling of the MESI coherence protocol
- Detailed timing model for various cache operations
- Support for multiple cache configurations
- Comprehensive statistics collection
- Support for experimental analysis

This simulator provides an effective tool for studying and understanding the performance characteristics of multi-core cache systems and the impact of various design decisions.

# A Appendix: Implementation Code

#### A.1 cache simulator.h

```
#ifndef CACHE_SIMULATOR_H

define CACHE_SIMULATOR_H

#include <vector>
#include <fstream>
#include <cstdint>
#include <iostream>
#include <iomanip>
#include <cmath>
#include <algorithm>
#include <cassert>
#include <cassert>
#include <memory>
#include <memory>
#include <map>

// Forward declarations
class Cache;
```

```
18 class Core;
19 class Bus;
21 // MESI protocol states
22 enum class MESIState { MODIFIED, EXCLUSIVE, SHARED, INVALID };
24 // String representation of MESI states for debugging
25 inline std::string MESIStateToString(MESIState state) {
      switch (state) {
          case MESIState::MODIFIED: return "M";
27
          case MESIState::EXCLUSIVE: return "E";
          case MESIState::SHARED: return "S";
          case MESIState::INVALID: return "I";
30
          default: return "?";
      }
32
33 }
35 // Structure for a cache line
36 struct CacheLine {
      bool valid;
      uint32_t tag;
38
      MESIState state;
39
      std::unique_ptr<uint8_t[]> data;
      int last_access; // For LRU replacement
41
                   // For write-back policy
      bool dirty;
42
43
      CacheLine(int block_size) :
          valid(false),
45
          tag(0),
46
          state(MESIState::INVALID),
          data(new uint8_t[block_size]()),
          last_access(0),
49
          dirty(false) {}
50
51 };
53 // Structure for a cache set (contains E cache lines)
54 class CacheSet {
55 private:
     std::vector<std::unique_ptr<CacheLine>> lines;
      int associativity; // E
57
      int block_size;
                         // B
58
60 public:
      CacheSet(int E, int B);
61
62
      CacheLine* findLine(uint32_t tag);
      CacheLine* findReplacementLine(int& eviction_result);
      void updateLRU(CacheLine* line, int cycle);
65
66 };
68 // L1 Cache class
69 class Cache {
70 private:
                      // Associated processor core ID
     int core_id;
     int sets;
                      // S = 2<sup>s</sup>
     int assoc;
                      // E
     int block_size; // B = 2^b
```

```
int b_bits; // b
77
       std::vector < CacheSet > cache_sets;
       Bus* bus:
                       // Reference to the shared bus
80
       // Statistics
81
       int read_count;
82
       int write_count;
       int read_misses;
84
       int write_misses;
85
       int evictions;
       int writebacks;
88
89 public:
       Cache(int core_id, int s, int E, int b, Bus* bus);
90
       // Core operations
92
       bool read(uint32_t addr, int cycle, int& cycles_taken);
93
       bool write(uint32_t addr, int cycle, int& cycles_taken);
       // Bus snooping operations
96
       void busRead(uint32_t addr, Cache* requester, int&
      data_transfer_cycles);
       void busWrite(uint32_t addr, Cache* requester);
       void busUpgrade(uint32_t addr);
99
100
       // Helper methods
       void extractAddressFields(uint32_t addr, uint32_t& tag, int&
      set_idx, uint32_t& block_offset);
       CacheLine* findLine(uint32_t addr, uint32_t& tag, int& set_idx);
       // Statistics getters
       int getReadCount() const { return read_count; }
106
       int getWriteCount() const { return write_count; }
107
       float getMissRate() const;
       int getEvictions() const { return evictions; }
       int getWritebacks() const { return writebacks; }
       int getCoreId() const { return core_id; }
111
112 };
113
114 // Processor core class
115 class Core {
116 private:
117
      int id;
       Cache* cache;
118
       std::ifstream trace_file;
119
120
      // Statistics
121
      int total_cycles;
122
       int idle_cycles;
       int instruction_count;
124
       bool is_stalled;
125
       int stall_until_cycle;
126
127
       Core(int id, Cache* cache, const std::string& trace_filename);
129
       ~Core();
130
```

```
bool executeNextInstruction(int current_cycle);
       bool hasMoreInstructions();
133
134
       // Statistics getters
       int getTotalCycles() const { return total_cycles; }
136
       int getIdleCycles() const { return idle_cycles; }
       int getInstructionCount() const { return instruction_count; }
138
       int getReadCount() const { return cache->getReadCount(); }
       int getWriteCount() const { return cache->getWriteCount(); }
140
       float getMissRate() const { return cache->getMissRate(); }
141
       int getEvictions() const { return cache->getEvictions(); }
142
       int getWritebacks() const { return cache->getWritebacks(); }
144 };
145
146 // Bus class for coherence
147 class Bus {
148 private:
       std::vector<Cache*> caches;
149
       int invalidations;
       int data_traffic_bytes;
152
153 public:
      Bus();
154
155
       void addCache(Cache* cache);
156
       void processRead(int requester_id, uint32_t addr, int& cycles_taken
157
      );
       void processWrite(int requester_id, uint32_t addr, int&
158
      cycles_taken);
       void processUpgrade(int requester_id, uint32_t addr, int&
      cycles_taken);
160
       // Statistics getters
161
       int getInvalidations() const { return invalidations; }
162
       int getDataTraffic() const { return data_traffic_bytes; }
       void incrementInvalidations() { invalidations++; }
164
       void addDataTraffic(int bytes) { data_traffic_bytes += bytes; }
165
166 }:
168 // Main simulator class
169 class CacheSimulator {
170 private:
       std::vector<std::unique_ptr<Core>> cores;
171
       std::vector<std::unique_ptr<Cache>> caches;
       std::unique_ptr <Bus> bus;
       std::string app_name;
174
       std::string output_filename;
175
       int s_bits; // Number of set index bits
176
                    // Associativity
       int assoc;
177
                   // Number of block bits
       int b_bits;
179
       // Random seed for tie-breaking
180
       int seed;
181
183 public:
       CacheSimulator(const std::string& app_name, int s, int E, int b,
184
                       const std::string& output_file, int random_seed = 0)
```

```
void run();
void outputResults();
int getMaxExecutionTime();

// CACHE_SIMULATOR_H

void run();
void outputResults();
// CACHE_SIMULATOR_H
```