

RTL930x Power Sequence Note

Rev. 1.0 January, 2017



Realtek Semiconductor Corp.

No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan Tel: +386-3-5780211 Fax: +886-3-5776047 www.realtek.com.tw



COPYRIGHT

©2017 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Realtek provides this document "as is", without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

This document provides detailed user guidelines to achieve the best performance when use RTL930x Single Chip Though every effort has been made to assure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.

REVISION HISTORY

Revision	Release Date	Summary	
1.0	2017/1/23	First release.	



Table of Contents

1. RTL930X POWER SEQUENCE DE	SCRIPTION	4
	List of Figures	×O
Figure 1. RTL930x power sequence	nual or watchdog	
	List of Tables	
Table 1. Power and Reset Characteristics		5



1. RTL930x Power Sequence Description




Figure 1. RTL930x power sequence




Figure 2. IO Powers sequence

4 Rev1.0






Figure 3. Pin reset sequence triggered by manual or watchdog

Table 1. Power and Reset Characteristics

Parameter	SYM	Min	Typical	Max	Units
IO powers rising settling time (0% to 95%).	Т1	0.5		100	ms
3.3V IO powers ris ng settling time (0% to 95%).	Т6	0.5	-	100	ms
2.5V IO powers rising settling time (0% to 95%). Optional for 2.5V GPIO application.	Т7	0.5	ı	100	ms
1.5V IO powers rising settling time (0% to 95%).	Т8	0.5	-	100	ms
1.2V IO powers rising settling time (0% to 95%). Optional for Clause 45 MDIO interface application.	Т9	0.5		100	ms
1.1V Core Power rising settling time (0% to 95%).	T2	0.5	-	100	ms
Pin reset staying active time after both the IO and core powers are stable.	Т3	10	-	-	ms
The time from pin reset de-active state to that external device start to initialize RTL930x switch core through I2C/SPI slave interface.	T4	100	-	-	ms
Pin reset staying active time when triggered by manual or watchdog.	T5	10	-	-	ms

5 Rev1.0



Note:

- 1) 'IO power' includes DVDDH, DVDDIO_Gx (x=0,1,2,3), DVDD_MDXx (x=0,1,2,3), AVDDH_USB, AVDDH_PLLx (x=0,1,2), AVDDH_CEN, AVDDH_XTAL, SVDDH and MDVDDH. There's no requirement for these different IO powers (3.3V/2.5V/1.5V/1.2V) to be stable at the same time. For a successful power-up sequence, RealTek recommends that |Tm-Tn| < 20ms (m =6, 7, 8, 9, n = 6, 7, 8, 9, m \neq n).
- 2) 'Core power' includes SVDDL, AVDDL_USB, AVDDL_DLL, AVDDL_CK, AVDDL_PLLx (x=0,1,2), AVDDL_CEN and DVDDL. These 1.1V powers should be stable at the same time.
- 3) There's no requirement for the IO powers and core powers to be stable at the same time. For a successful power-up sequence, RealTek recommend that |T1-T2| < 20ms.

Realtek Semiconductor Corp.

Headquarters

No. 2, Innovation Road II, Hsinchu Science Park,

Hsinchu 300, Taiwan, R.O.C.

Tel: 886-3-5780211 Fax: 886-3-5776047

www.realtek.com

6 Rev1.0