

RTL8316C-GR

16-PORT 10/100 ETHERNET SWITCH CONTROLLER WITH EMBEDDED MEMORY

DATASHEET

Rev. 1.0 06 December 2007

Track ID: JATR-1076-21



Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047 www.realtek.com.tw



COPYRIGHT

©2007 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Realtek provides this document "as is", without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

This document is intended for the software engineer's reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.

REVISION HISTORY

Revision	Release Date	Summary
1.0	2007/12/06	First release.



Table of Contents

1.	GEN	VERAL DESCRIPTION	1
2.	FEA	TURES	2
		TEM APPLICATIONS	
3.	313	I EM APPLICATIONS	3
4.	BLO	OCK DIAGRAM	3
5.	FUN	ICTIONAL BLOCK DIAGRAM	4
•	101		
6.	PIN	ASSIGNMENTS	5
	6.1.	PIN ASSIGNMENTS FIGURE	5
	6.2.	PACKAGE IDENTIFICATION	5
	6.3.	PIN ASSIGNMENTS TABLE (128-PIN PQFP)	6
	6.4.	DRIVING CURRENT OF OUTPUT PINS	8
7.	PIN	DESCRIPTIONS	10
	7.1.	SMII INTERFACE	10
	7.2.	SERIAL MANAGEMENT INTERFACE (SMI)	11
	7.3.	SERIAL EEPROM INTERFACE	11
	7.4.	System Pins	12
	7.5.	MODE CONTROL PINS	12
	7.6.	LED PINS	14
	7.6.1	. Scan LED Pins	14
	7.6.2	. Serial LED Pins	
	7.7.	POWER/GROUND PINS	16
	7.8.	TEST PINS	16
8.	FUN	CTIONAL DESCRIPTION	17
	8.1.	RESET	17
	8.1.1	. Hardware Reset	17
	8.1.2	Software Reset	17
	8.2.	MAC TO PHY INTERFACE	17
	8.3.	FAST ETHERNET PORT (SMII INTERFACE)	17



MAC ADDRESS TABLE SEARCH AND LEARNING		
MAC TABLE AGING FUNCTION		
Illegal Frame Filtering		
IEEE 802.1D RESERVED GROUP ADDRESSES FILTERING CONTROL		
BACKOFF ALGORITHM	18	
Inter-Packet Gap	19	
Buffer Management	19	
FLOW CONTROL	19	
1.1. IEEE 802.3x Pause Flow Control	19	
1.2. Half Duplex Back Pressure Flow Control	20	
Broadcast Storm Filtering Control	20	
HEAD-OF-LINE BLOCKING PREVENTION	20	
PORT TRUNKING AND FAULT RECOVERY SUPPORT	21	
4.1. Load Balancing	21	
4.2. Trunk Fault Auto Recovery	21	
IGMP Snooping Support	22	
VLAN FUNCTION	22	
6.1. Port-Based VLAN	23	
6.2. IEEE 802.1Q Tag-Based VLAN	23	
6.3. Ingress/Egress Filtering Control Parameters	23	
6.4. Leaky VLAN	24	
6.5. Insert/Remove VLAN Priority Tag	24	
QoS Function	25	
7.1. Port-Based Priority	25	
7.2. IEEE 802.1p/Q-Based Priority	25	
7.3. Differentiated Services Based Priority	25	
7.4. Flow Control Auto Turn Off	26	
INGRESS AND EGRESS BANDWIDTH CONTROL	26	
SIMPLE MIB COUNTER SUPPORT	27	
20. NETWORK LOOP CONNECTION FAULT DETECTION		
.21. REALTEK ECHO PROTOCOL		
DISABLE PORT	28	
PORT PROPERTIES CONFIGURATION	29	
SERIAL CPU INTERFACE	30	
4.1. Serial-CPU Access Format	30	
1 4 4 6 6 6 6 6 7 7 7 7	MAC TABLE AGING FUNCTION ILLEGAL FRAME FILTERING IEEE 802.1 D RESERVED GROUP ADDRESSES FILTERING CONTROL BACKOFF ALGORITHM INTER-PACKET GAP BUFFER MANAGEMENT FLOW CONTROL 1. IEEE 802.3x Pause Flow Control 2. Half Duplex Back Pressure Flow Control BROADCAST STORM FILTERING CONTROL HEAD-OF-LINE BLOCKING PREVENTION PORT TRUNKING AND FAULT RECOVERY SUPPORT 1. Load Balancing 2. Trunk Fault Auto Recovery IGMP SNOOPING SUPPORT VLAN FUNCTION 1. PORT-Based VLAN 2. IEEE 802.1Q Tag-Based VLAN 3. Ingress/Egress Filtering Control Parameters 4. Leaky VLAN 5. Insert/Remove VLAN Priority Tag QOS FUNCTION 1. Port-Based Priority 2. IEEE 802.1p/Q-Based Priority 3. Differentiated Services Based Priority 4. Flow Control Auto Turn Off INGRESS AND EGRESS BANDWIDTH CONTROL SIMPLE MIB COUNTER SUPPORT NETWORK LOOP CONNECTION FAULT DETECTION REALTEK ECHO PROTOCOL DISABLE PORT PORT PROPERTIES CONFIGURATION SERIAL CPU INTERFACE	



8.25.	PHY SERIAL MANAGEMENT INTERFACE	32
8.25.	I. SMI (MDC, MDIO) Interface	33
8.25.2	PHY Register Indirect Access	33
8.26.	LED Interfaces.	33
8.27.	Parallel LED Interface	34
8.28.	SERIAL LED INTERFACE	34
8.28.	l. Serial LED Display Panel Example (4 LEDs, Register 0x0005)	35
8.28.2	2. Serial LED Shift Out Sequence Order	36
8.28.	3. Serial LED Bi-Color LED Mode	36
8.29.	SCAN LED INTERFACE	37
8.29.	l. Scan LED Timing Diagram	38
8.29.2	2. SCAN LED Timing Details	38
8.29.	3. External Circuit for Scan LED	40
8.30.	PORT MIRRORING	41
9. SERI	AL EEPROM CONFIGURATION (24C04)	42
	EEPROM CONFIGURATION VS. INTERNAL REGISTER MAPPING	
10. IN	TERNAL REGISTER DESCRIPTIONS	44
10.1.	SYSTEM CONFIGURATION REGISTER	44
10.2.	System Status Register	44
10.3.	MANAGEMENT CONFIGURATION REGISTER	45
10.4.	ADDRESS LOOKUP TABLE (ALT) CONTROL REGISTER	46
10.5.	QUEUE CONTROL REGISTER	49
10.6.	PHY ACCESS CONTROL REGISTER	49
10.7.	PORT CONTROL REGISTER	49
10.8.	MIB Counter Register	50
10.8.	1. Port MIB Counter 1 Register (RX Counter) (32-bits)	50
10.8.2	2. Port MIB Counter 2 Register (TX Counter) (32-bits)	51
10.8.	3. Port MIB Counter 3 Register (Diagnostic Counter) (32-bits)	52
10.9.	System Parameter Register (Reserved)	52
11. IN	TERNAL REGISTER SETTINGS	53
11.1.	SYSTEM CONFIGURATION REGISTER	
11.1.	, 0	
11.1.2	2. 0x0001H: Switch Parameter Register	



11.1.3.	0x0002H: EEPROM Check ID	54
11.1.4.	0x0004H: General Purpose User Defined I/O Data Register	55
11.1.5.	0x0005H: LED Display Configuration	55
11.2. S	YSTEM STATUS REGISTER	56
11.2.1.	0x0100H: Board Trapping Status Register	56
11.2.2.	0x0101H: Loop Detect Status Register (32-Bit Register)	56
11.2.3.	0x0102H: System Fault Indication Register	56
11.3. N	Anagement Configuration Register	57
11.3.1.	0x0200H: Realtek Protocol Control Register	57
11.3.2.	0x0203H: Switch MAC ID Register 0	58
11.3.3.	0x0204H: Switch MAC ID Register 1	58
11.3.4.	0x0205H: Switch MAC ID Register 2	58
11.3.5.	0x0206H: Chip Model ID	58
11.4. 0	x0207H: System Vender ID Register 0	58
11.5. 0	x0208H: System Vender ID Register 1	59
11.6. 0	x020AH: Port 0, 1 Bandwidth Control Register	59
11.6.1.	0x020BH~0x0211H: Port 2~15 Bandwidth Control Register	60
11.7. 0	x0217H~0x0218: EEPROM RW Control Register	60
11.7.1.	0x0217H: EEPROM RW Command Register	60
11.7.2.	0x0218H: EEPROM RW Data Register	60
11.8. 0	x0219H~0x021EH: Port Mirror Control Register	61
11.8.1.	0x0219H: Port Mirror Control Register 0 for P15-P0	61
11.8.2.	0x021BH: RX Mirror Port Register 0 for P15-P0	61
11.8.3.	0x021DH: TX Mirror Port Register 0 for P15-P0	61
11.9. A	ADDRESS LOOKUP TABLE (ALT) CONTROL REGISTER	61
11.9.1.	0x0300H: ALT Configuration Register	61
11.9.2.	0x0301H: Address Learning Control Register 0	62
11.9.3.	0x0307H: Port Trunking Configuration Register	62
11.9.4.	0x0308H: IGMP Snooping Control Register	62
11.9.5.	0x0309H: IP Multicast Router Port Discovery Register (32 bits)	63
11.9.6.	0x030BH: VLAN Control Register	63
11.9.7.	0x030C~0x0313H: Port VLAN ID Assignment Index Register 0~7	64
11.9.8.	0x0319~0x031AH: VLAN Output Port Priority-Tagging Control Register 0, 1	65
11.10.	0x031D~0x037CH: VLAN Table Configuration Register	66
11.10.1	Register VLAN(m)_Entry_Configuration_0 (Addr: (0x031DH+3m))	66



11.10.	2. Register VLAN(m)_Entry_Configuration_2 (Addr: (0x031DH+3m+2))	66
11.11.	0x037D: Insert Per-Port VID (PVID) Enabling Register 0	66
11.12.	QoS Configuration Register	67
11.12.	1. 0x0400H: QoS Control Register	67
11.12.	2. 0x0401: Port Priority Configuration Register 0	68
11.13.	PHY Access Control Register	68
11.13.	1. 0x0500H: PHY Access Control Register	68
11.13.	2. 0x0501H: PHY Access Write Data Register	68
11.13.	3. 0x0502H: PHY Access Read Data Register	68
11.14.	Port Control Register	69
11.14.	1. 0x0607H: Global Port Control Register	69
11.14.	2. 0x0608H: Port Disable Control Register 0	70
11.14.	3. $0x060AH\sim0x0615$. Port Property Configuration Registers $0\sim7$	70
11.14.	4. $0x0619H\sim0x0624$. Port Link Status Register $0\sim7$	71
12. MI	B COUNTER REGISTER	73
12.1.	0x0700H~0x0707H: Port MIB Counter Object Selection Register 0~7	73
12.2.	0x070DH ~071CH: Port MIB Counter 1 Register (RX Counter) (32 bits)	74
12.2.1	. For Port(n) MIB Counter 1 Register (32-bit). n=0, 1, 2, 15 (Addr: 0x070DH+n)	74
12.2.2	. 0x0727~0736H: Port MIB Counter 2 Register (TX Counter) (32-bits)	74
12.2.3	. 0x0741~0750H: Port MIB Counter 3 Register (Diagnostic Counter) (32-bits)	75
13. CH	IARACTERISTICS	75
13.1.	ABSOLUTE MAXIMUM RATINGS	75
13.2.	OPERATING RANGE	75
13.3.	DC CHARACTERISTICS	76
13.3.1	DC Characteristics at 3.3V	76
13.3.2	DC Characteristics at 2.5V	76
13.4.	AC CHARACTERISTICS	77
13.4.1	. PHY Management (SMI) Timing	77
13.4.2	. SMII Transmit Timing	78
13.4.3	. SMII Receive Timing	78
14 TH	FRMAL DATA	79



15.	MECHANICAL INFORMATION	.80
15.1.	MECHANICAL DIMENSIONS NOTES	.81
16.	ORDERING INFORMATION	.81



List of Tables

TABLE 1. PIN ASSIGNMENT TABLE (PQFP-128).	6
TABLE 2. DRIVING CURRENT OF OUTPUT PINS.	8
Table 3. SMII Interface	10
Table 4. Serial Management Interface (SMI)	11
TABLE 5. SERIAL EEPROM INTERFACE	11
Table 6. System Pins	12
Table 7. Mode Control Pins	12
TABLE 8. SCAN LED PINS	14
TABLE 9. SERIAL LED PINS	15
TABLE 10. POWER/GROUND PINS	16
TABLE 11. TEST PINS	16
Table 12. VLAN Table Format	22
TABLE 13. MIB OBJECT SELECTION	27
Table 14. Loop Detect Packet Format	27
TABLE 15. CONFIGURING PAUSE AND ASYMMETRIC PAUSE	29
TABLE 16. TX/RX PAUSE ABILITY IN FORCED MODE	29
Table 17. Serial CPU 16-Bit Read/Write Format	32
Table 18. Serial CPU 32-Bit Read Format	32
Table 19. SMI (MDC, MDIO) Management Packet Format	33
Table 20. Serial LED Interface	34
TABLE 21. DIAGNOSTIC LED DISPLAY	34
Table 22. Scan LED Status	37
Table 23. Scan LED Timing Information	38
Table 24. Port Mirror Control Register for P15-P0.	41
Table 25. RX Mirror Port Register for P15-P0.	41
Table 26. TX Mirror Port Register for P15-P0	41
TABLE 27. EEPROM CONFIGURATION VS. INTERNAL REGISTER MAPPING	42
Table 28. System Configuration Register	44
Table 29. System Status Register	44
Table 30. Management Configuration Register	45
TABLE 31. ADDRESS LOOKUP TABLE (ALT) CONTROL REGISTER	46
Table 32. Queue Control Register	49



TABLE 33. PHY ACCESS CONTROL REGISTER	49
Table 34. Port Control Register	
Table 35. MIB Counter Register	50
Table 36. Port MIB Counter 1 Register (RX Counter) (32-bits)	50
Table 37. Port MIB Counter 2 Register (TX Counter) (32-bits)	51
Table 38. Port MIB Counter 3 Register (Diagnostic Counter) (32-bits)	52
Table 39. System Parameter Register (Reserved)	52
Table 40. 0x0000H: System Reset Control Register	53
Table 41. 0x0001H: Switch Parameter Register	54
TABLE 42. 0x0002H: EEPROM CHECK ID	54
Table 43. 0x0004H: General Purpose User Defined I/O Data Register	55
Table 44. 0x0005H: LED Display Configuration	55
Table 45. 0x0100H: Board Trapping Status Register	56
Table 46. 0x0101H: Loop Detect Status Register (32-Bit Register)	56
Table 47. 0x0102H: System Fault Indication Register	56
Table 48. 0x0200H: Realtek Protocol Control Register	57
Table 49. 0x0203H: Switch MAC ID Register 0	58
Table 50. 0x0204H: Switch MAC ID Register 1	58
Table 51. 0x0205H: Switch MAC ID Register 2	
Table 52. 0x0206H: Chip Model ID	58
Table 53. 0x0207H: System Vender ID Register 0	58
Table 54. 0x0208H: System Vender ID Register 1	59
Table 55. 0x020AH: Port 0, 1 Bandwidth Control Register	59
Table 56. 0x020BH~0x0215H: Port 2~15 Bandwidth Control Register	60
Table 57. 0x0217H: EEPROM RW Command Register	60
Table 58. 0x0218H: EEPROM RW Data Register	60
TABLE 59. PORT MIRROR CONTROL REGISTER FOR P15-P0	61
Table 60. RX Mirror Port Register 0 for P15-P0.	61
Table 61. TX Mirror Port Register 0 for P15-P0	61
Table 62. 0x0300H: ALT Configuration Register	61
Table 63. 0x0301H: Address Learning Control Register 0	62
Table 64. 0x0307H: Port Trunking Configuration Register	62
Table 65. 0x0308H: IGMP Snooping Control Register	62
Table 66. 0x0309H: IP Multicast Router Port Discovery Register (32 bits)	63
TABLE 67. 0x030BH: VLAN CONTROL REGISTER	63



TABLE 68. 0x030C~0x0317H: PORT VLAN ID ASSIGNMENT INDEX REGISTER 0~7	64
TABLE 69. 0x0319~0x031AH: VLAN OUTPUT PORT PRIORITY-TAGGING CONTROL REGISTER 0, 1	65
TABLE 70. REGISTER VLAN(M)_ENTRY_CONFIGURATION_0 (ADDR: (0x031DH+3M))	66
Table 71. Register VLAN(M)_Entry_Configuration_2 (Addr: (0x031DH+3M+2))	66
TABLE 72. INSERT PER-PORT VID (PVID) ENABLING REGISTER 0	66
TABLE 73. 0x0400H: QoS Control Register	67
TABLE 74. 0x0401: PORT PRIORITY CONFIGURATION REGISTER 0	68
TABLE 75. 0x0500H: PHY ACCESS CONTROL REGISTER	68
TABLE 76. 0x0501H: PHY ACCESS WRITE DATA REGISTER	68
TABLE 77. 0x0502H: PHY ACCESS READ DATA REGISTER	68
TABLE 78. 0x0607H: GLOBAL PORT CONTROL REGISTER	69
TABLE 79. 0x0608H: PORT DISABLE CONTROL REGISTER 0	70
Table 80. $0x060AH\sim0x0615$. Port Property Configuration Register $0\sim7$.	70
Table 81. $0x0619H\sim0x0625$. Port Link Status Register $0\sim7$.	71
TABLE 82. 0x0700H~0x0707H: PORT MIB COUNTER OBJECT SELECTION REGISTER 0~7	73
TABLE 83. MIB COUNTER TIMEOUT	74
TABLE 84. 0x070DH~071CH: PORT MIB COUNTER 1 REGISTER (RX COUNTER) (32 BITS)	74
TABLE 85. 0x0727~0736H: PORT MIB COUNTER 2 REGISTER (TX COUNTER) (32 BITS)	74
Table 86. 0x0741~0750H: Port MIB Counter 3 Register (Diagnostic Counter) (32 bits)	75
TABLE 87. ABSOLUTE MAXIMUM RATINGS	75
TABLE 88. OPERATING RANGE AT 3.3V	75
TABLE 89. OPERATING RANGE AT 2.5V	75
Table 90. DC Characteristics at 3.3V	76
TABLE 91. DC CHARACTERISTICS AT 2.5V	76
TABLE 92. PHY MANAGEMENT (SMI) TIMING	77
TABLE 93. PHY MANAGEMENT (SMI) TIMING	78
TABLE 94. SMII RECEIVE TIMING.	78
TABLE 95. THERMAL OPERATING RANGE	79
Table 96. Thermal Resistance	79
TABLE 97. ORDERING INFORMATION	81



List of Figures

FIGURE 1. BLOCK DIAGRAM	3
FIGURE 2. FUNCTIONAL BLOCK DIAGRAM	4
FIGURE 3. PIN ASSIGNMENTS	5
FIGURE 4. 802.1Q VLAN TAG FRAME FORMAT	26
FIGURE 5. IPv4 Frame Format	26
FIGURE 6. REALTEK ECHO PROTOCOL FRAME	28
Figure 7. Serial CPU Interface	30
FIGURE 8. START AND STOP DEFINITION	31
FIGURE 9. OUTPUT ACKNOWLEDGE (ACK)	31
FIGURE 10. SERIAL LED DISPLAY	35
FIGURE 11. 3-BIT SERIAL STREAM MODE	36
FIGURE 12. SCAN LED TIMING DIAGRAM	38
FIGURE 13. SCAN LED TIMING INFORMATION (1)	39
FIGURE 14. SCAN LED TIMING INFORMATION (2)	39
FIGURE 15. SCAN LED TIMING INFORMATION (3)	39
FIGURE 16. EXTERNAL CIRCUIT FOR SCAN LED.	40
FIGURE 17. MDC/MDIO WRITE TIMING	77
FIGURE 18. MDC/MDIO READ TIMING	77
FIGURE 19. MDC/MDIO RESET TIMING.	77
FIGURE 20. SMII TRANSMIT TIMING.	78
FIGURE 21. SMII RECEIVE TIMING	78
FIGURE 22. CROSS-SECTION OF 128-PIN PQFP	79



General Description

The RTL8316C is a layer-2 switch controller that integrates 1.25Mbits of high-speed SSRAM, an 8K-entry MAC address lookup table, 16 Ethernet/Fast Ethernet MACs, and a switch engine into one chip.

The Remote Management Tool (RMT) software package is bundled with the RTL8316C. The RMT is a Windows-based tool developed to enhance the functionality of Realtek's dumb layer 2 switches via software. The RMT gives network administrators the ability to remotely configure and monitor dumb layer 2 switches as though they were intelligent switches. With QoS, Trunking, VLAN, bandwidth control, remote control, and an 0.16µm process, the RTL8316C is a cost effective switch controller for a 16-port 10/100 dumb or smart switch application.

Port trunking is supported on all ports to increase bandwidth. Load balancing and fault tolerance provide top performance and reliability. The RTL8316C provides 2-level priority queues for multimedia or realtime network applications. The CoS (Class of Service) can be port-based, IEEE 802.1p tag-based, and/or TCP/IP header TOS/DS field-based. The RTL8316C supports up to 32 VLAN groups that may be configured as port-based VLANs and/or IEEE 802.10 tagged VLANs. ARP broadcast and Leaky VLAN are also supported.

The RTL8316C supports diagnostics and analysis. Counters are included for: RX byte count, RX packet count, TX byte count, TX packet count, CRC error packet count, collision packet count, dropped packet count, and dropped byte count. The RTL8316C supports TX and RX bandwidth control on each port; 128Kbps, 256Kbps, 512kbps, 1Mbps, 2Mbps, 4Mbps, or 8Mbps may be selected in each direction.

The RTL8316C provides for a Scan LED Group to display each port's status, without extra component cost. A loop-detection function is provided to notify whether a network loop exists, either via a visual LED, or via a register flag for smart applications. LED displays for broadcast storm, trunking status, flow control, and traffic utilization are also provided.

Maximum packet length can be up to 1552 bytes. The RTL8316C supports the ability to drop 802.1D specified reserved group MAC addresses: (01-80-C2-00-00-04 to 01-80-C2-00-00-0F) according to pin strapping upon reset, or register setting. The RTL8316C default setting enables dropping of these reserved group MAC address control frames. Frames with group MAC address 01-80-C2-00-00-01 (802.3x Pause), 01-80-C2-00-00-02 (802.3ad LACP) will always be filtered.

The RTL8316C supports IEEE 802.3x full duplex flow control and back pressure half duplex flow control. Full duplex flow control can be disabled both manually or automatically to ensure QoS control or bandwidth control operates correctly. Broadcast storm filtering prevents network crashes caused by abnormal broadcast activity.

As well as supporting IEEE 802.3u auto-negotiation, the RTL8316C supports PHY Read/Write registers to access PHY registers through an MDC/MDIO interface. This expands system configuration options.

The RTL8316C is designed with a link-list buffer management architecture and provides 3.2Gbps of bandwidth to achieve wire-speed performance. It also has an intelligent switching engine to prevent Head-of-Line blocking. Only a single 25MHz crystal is required for clock generation.

The RTL8316C offers packet buffer fine-tune capabilities, which increase flexibility when QoS is enabled, and also features EEPROM auto-download (0x61).



2. Features

- 16-port 10/100Mbps layer-2 Ethernet switch controller with embedded lookup table and packet buffer
- Supports SMII on all ports
- Built-in 8K entry MAC address lookup table plus 64-entry CAM to eliminate hash collision problems
- Built-in 1.25Mbit SSRAM packet buffer
- Non-blocking wire-speed forwarding and filtering (3.2Gbps throughput)
- Store and forward architecture and head-ofline blocking prevention
- All ports support Speed, Duplex, and 802.3x
 flow-control ability auto-negotiation
- Supports broadcast storm filtering control
- Supports Trunking function with load balancing and fault tolerance
- Supports up to 32 VLAN groups for port-based VLAN and 802.1Q tag VLAN
- Supports Leaky VLAN
- Two priority queues for three types of Class of Service (CoS)
 - ◆ Port-based
 - ◆ IEEE 802.1p priority tag
 - ◆ TCP/IP header's TOS/DS classifier
- Weighted round robin queue scheduling

- Priority tag insert and remove function
- Supports ASIC based IGMPv1 snooping function
- Supports pin strapping, EEPROM, or serial
 CPU configuration interface
- Supports PHY register read/write access
- Supports Realtek Management Tool (RMT®) for in-band configuration and management
- Supports simple MIB counters
- TX/RX packet/byte, CRC error, and collision counter for diagnostics/statistics
- Supports per-port bandwidth control
- Supports loop detection and indication function
- Provides Scan LED, serial LED, and parallel
 LED interface for port properties and
 diagnostic display
- Provides Write EEPROM function via software (RMT® or MPU) for Smart Switch application.
- Provides configurable Port Mirror function.
- Needs only one low-cost 25MHz crystal or OSC input
- 0.16μm, 128-pin PQFP, 3.3V or 2.5V single power, 5V I/O tolerance




3. System Applications

■ 10/100Mbps switch controller for a 16-port 10/100 dumb or smart switch application.

4. Block Diagram

Dumb/Smart



10/100 Mbps x 16

Figure 1. Block Diagram



5. Functional Block Diagram




Figure 2. Functional Block Diagram



6. Pin Assignments

6.1. Pin Assignments Figure




Figure 3. Pin Assignments

6.2. Package Identification

Green package is indicated by a 'G' in the location marked 'T' in Figure 3.



6.3. Pin Assignments Table (128-Pin PQFP)

Type codes used: P=Power; G=Ground, I=Input, O=Output. PU=Internal Pull-up. PD=Internal Pull-down. Internal resistor = $40 \mathrm{K}\Omega$

Table 1. Pin Assignment Table (PQFP-128)

		Table 1. Pin Assiç
Pin No.	Type	Pin Name
1	G	DGND
2	I/O _{PU}	P8TXD/LED mode[0]
3	I_{PD}	P8RXD
4	I/O _{PD}	P9TXD/LED mode[1]
5	I_{PU}	P9RXD
6	O_{PU}	P10TXD
7	I_{PD}	P10RXD
8	O_{PD}	P11TXD/DisBCSFC
9	I_{PD}	P11RXD
10	P	DVDD
11	I/O _{PD}	SYNC_8_15/EnBRDCTRL
12	O_{PD}	P12TXD
13	I_{PD}	P12RXD
14	P	DVDD
15	P	RVDD
16	P	VDD
17	-	NC
18	G	GND
19	P	RVDD
20	O_{PD}	P13TXD
21	I_{PD}	P13RXD
22	O_{PD}	P14TXD
23	I_{PD}	P14RXD
24	O_{PD}	P15TXD
25	P	DVDD
26	G	DGND
27	I_{PD}	P15RXD
28	O_{PD}	REFCLK_8_15
29	O_{PD}	NC
30	I_{PD}	NC
31	O_{PD}	NC
32	P	DVDD
33	G	DGND
34	I_{PD}	NC
35	P	VDD
36	G	GND
37	O_{PU}	NC

: Table (PQFP-128)				
Pin No.	Type	Pin Name		
38	I_{PD}	NC		
39	O_{PU}	NC		
40	I_{PU}	NC		
41	I/O _{PU}	MS_Test[1]		
42	O_{PU}	NC		
43	P	DVDD		
44	G	DGND		
45	I_{PD}	NC		
46	O_{PD}	NC		
47	I_{PD}	NC		
48	O_{PD}	NC		
49	I_{PD}	NC		
50	P	VDD		
51	O_{PD}	NC		
52	I_{PD}	NC		
53	O_{PD}	NC		
54	P	DVDD		
55	G	DGND		
56	I	XI/OSCI		
57	О	XO		
58	G	AVSS		
59	P	AVDD		
60	P	DVDD		
61	O_{PU}	SCAN_LEDC5		
62	O_{PU}	SCAN_LEDC4		
63	O_{PU}	SCAN_LEDC3		
64	O_{PU}	SCAN_LEDC2		
65	O_{PU}	SCAN_LEDC1		
66	O_{PU}	SCAN_LEDC0		
67	O_{PU}	NC		
68	O_{PU}	NC		
69	O_{PU}	NC		
70	G	DGND		
71	P	DVDD		
72	O_{PU}	NC		
73	P	VDD		
74	G	GND		



Pin No.	Type	Pin Name
75	O_{PU}	SCAN_LEDB5
76	O_{PD}	SCAN_LEDB4
77	O_{PD}	SCAN_LEDB3
78	O_{PD}	SCAN_LEDB2
79	I/O _{PD}	SCAN_LEDB1/MaxPauseCnt
80	O_{PU}	SCAN_LEDB0
81	O_{PU}	SCAN_STSB3
82	O_{PU}	SCAN_STSB2
83	G	DVDD
84	О	TESTMODE
85	O_{PU}	SCAN_STSB1/LED_Loop_Det
86	O_{PU}	SCAN_STSB0
87	I/O _{PD}	SCAN_LEDA5/MaxPktLen
88	I/O _{PD}	SCAN_LEDA4/EnCtrlFFilter
89	I/O _{PU}	SCAN_LEDA3/DisBKP48One
90	P	VDD
91	G	GND
92	O_{PU}	SCAN_LEDA2/LED_EnTRUNK# 3
93	O_{PU}	SCAN_LEDA1/LED_EnTRUNK# 2
94	O_{PU}	SCAN_LEDA0/LED_EnTRUNK# 1
95	${ m O}_{ m PU}$	SCAN_STSA3/LED_EnTRUNK# 0
96	P	DVDD
97	G	DGND
98	${ m O}_{ m PU}$	SCAN_STSA2/SLED_DMODE _CLK
99	O_{PU}	SCAN_STSA1/SLED_DATA
100	O_{PU}	SCAN STSA0/SLED CLK

Pin No.	Type	Pin Name
101	I/O _{PU}	SCK
102	I/O _{PU}	SDA
103	I_{PU}	RESET#
104	O_{PU}	MDC
105	I/O _{PU}	MDIO
106	O_{PL}	P0TXD/OPCLK2
107	I_{PL}	P0RXD
108	O_{PL}	P1TXD/OPCLK1
109	I_{PL}	P1RXD
110	O_{PL}	P2TXD/OPCLK0
111	I_{PU}	P2RXD
112	P	DVDD
113	G	DGND
114	P	VDD
115	G	GND
116	I/O _{PU}	P3TXD/EnBKP
117	I_{PU}	P3RXD
118	I/O _{PU}	SYNC_0_7/GAN_Test
119	I/O _{PD}	P4TXD/EnCOLBKPmode
120	I_{PD}	P4RXD
121	O_{PD}	P5TXD
122	I_{PD}	P5RXD
123	I/O _{PU}	P6TXD/EnFDFC
124	I_{PD}	P6RXD
125	I/O _{PD}	P7TXD/EnHomeVLAN
126	I_{PD}	P7RXD
127	O_{PU}	REFCLK_0_7
128	P	DVDD



6.4. Driving Current of Output Pins

Table 2. Driving Current of Output Pins

Pin No.	Driving Current (mA)	Pin Name
2	8	P8TXD/LED mode[0]
3	8	P8RXD
4	8	P9TXD/LED mode[1]
5	8	P9RXD
6	8	P10TXD
7	8	P10RXD
8	8	P11TXD/DisBCSFC
9	8	P11RXD
11	8	SYNC_8_15/EnBRDCTRL
12	16	P12TXD
13	2	P12RXD
20	8	P13TXD
21	4	P13RXD
22	8	P14TXD
23	2	P14RXD
24	8	P15TXD
27	4	P15RXD
28	16	REFCLK_8_15
41	8	MS_Test[1]
61	16	SCAN_LEDC5
62	16	SCAN_LEDC4
63	16	SCAN_LEDC3
64	16	SCAN_LEDC2
65	16	SCAN_LEDC1
66	16	SCAN_LEDC0
75	16	SCAN_LEDB5
76	16	SCAN_LEDB4
77	16	SCAN_LEDB3
78	16	SCAN_LEDB2
79	16	SCAN_LEDB1/MaxPauseCnt
80	16	SCAN_LEDB0
81	16	SCAN_STSB3
82	16	SCAN_STSB2
84	2	TESTMODE
85	16	SCAN_STSB1/LED_Loop_Det
86	16	SCAN_STSB0
87	16	SCAN_LEDA5/MaxPktLen
88	16	SCAN_LEDA4/EnCtrlFFilter
89	16	SCAN_LEDA3/DisBKP48One
92	16	SCAN_LEDA2/LED_EnTRUNK#3
93	16	SCAN_LEDA1/LED_EnTRUNK#2



Pin No.	Driving Current (mA)	Pin Name
94	16	SCAN_LEDA0/LED_EnTRUNK#1
95	16	SCAN_STSA3/LED_EnTRUNK#0
98	16	SCAN_STSA2/SLED_DMODE_CLK
99	16	SCAN_STSA1/SLED_DATA
100	16	SCAN_STSA0/SLED_CLK
101	4	SCK
102	4	SDA
103	2	RESET#
104	8	MDC
105	4	MDIO
106	8	P0TXD/OPCLK2
107	4	PORXD
108	8	P1TXD/OPCLK1
109	4	P1RXD
110	8	P2TXD/OPCLK0
111	2	P2RXD
116	8	P3TXD/EnBKP
117	4	P3RXD
118	8	SYNC_0_7/GAN_Test
119	8	P4TXD/EnCOLBKPmode
120	2	P4RXD
121	8	P5TXD
122	4	P5RXD
123	8	P6TXD/EnFDFC
124	4	P6RXD
125	8	P7TXD/EnHomeVLAN
126	2	P7RXD
127	16	REFCLK_0_7



7. Pin Descriptions

Type codes used: P=Power; G=Ground, I=Input, O=Output, PU=Internal pull up (40K ohm), PD=Internal pull down (40K ohm).

7.1. SMII Interface

Table 3. SMII Interface

Pin Name	Type	Pin No.	Description
POTXD	О	106	SMII Transmit Data Output:
P1TXD		108	SMII transmit data is formed in 10-bit serial words. Each word contains one
P2TXD		110	data byte (two nibbles of 4B coded data) and two status bits.
P3TXD		116	The SMII operates at 125MHz using a global reference clock (REFCLK) and
P4TXD		119	frame synchronization signal (SYNC).
P5TXD		121	
P6TXD		123	SMII transmit data is input on these pins, where:
P7TXD		125	Ports 0~7 transmit data is sent synchronously to SYNC_0_7 and
P8TXD		2	REFCLK_0_7.
P9TXD		4	Ports 8~15 transmit data is sent synchronously to SYNC_8_15 and REFCLK 8 15.
P10TXD		6	REFER_0_13.
P11TXD		8	
P12TXD		12	
P13TXD		20	
P14TXD		22	
P15TXD		24	
P0RXD	I	107	SMII Receive Data Input:
P1RXD		109	SMII receive data is input on these pins. Where:
P2RXD		111	Ports 0~7 receive data is received synchronously to SYNC_0_7 and
P3RXD		117	REFCLK_0_7.
P4RXD		120	Ports 8~15 receive data is received synchronously to SYNC_8_15 and
P5RXD		122	REFCLK_8_15.
P6RXD		124	
P7RXD		126	
P8RXD		3	
P9RXD		5	
P10RXD		7	
P11RXD		9	
P12RXD		13	
P13RXD		21	
P14RXD		23	
P15RXD		27	
SYNC_0_7	О	118	SMII Synchronization Output.
SYNC_8_15		11	SMII transmit/receive data 10-bit word frame synchronization. Where:
			SYNC_0_7 synchronizes data for ports 0~7.
			SYNC_8_15 synchronizes data for ports 8~15.



Pin Name	Type	Pin No.	Description
REFCLK_0_7	О	127	SMII Reference Clock Output.
REFCLK_8_15		28	The SMII reference clock output is a 125MHz +- 50ppm clock used to synchronize the SMII data.
			Ports 0~7 data is sent or received synchronously to SYNC_0_3.
			Ports 8~15 data is sent or received synchronously to SYNC_8_15.

7.2. Serial Management Interface (SMI)

Table 4. Serial Management Interface (SMI)

			contain management moonace (com)
Pin Name	Type	Pin No	Description
MDC	О	104	Serial Management Data Clock (MDC).
	(PU)		MDC typically operates at 730kHz.
			MDC is in tri-state when RST# is active low.
MDIO	IO	105	Serial Management Data Input/Output.
	(PU)		MDIO is in tri-state when RST# is active low.

7.3. Serial EEPROM Interface

Table 5. Serial EEPROM Interface

Pin Name	Type	Pin No	Description
SCK	IO	101	Serial EEPROM Interface Clock Output/ Serial CPU Access Clock Input.
	(PU)		SCLK acts as an output pin after hardware reset for EEPROM read access. When the configuration download from EEPROM is finished, or if the EEPROM does not exist, then the SCLK will act as an input pin driven by an external CPU to access the RTL8316C internal registers. SCLK Frequency: Output: Operates at 100kHz Input: Max limit: 10MHz
SDA	IO	102	Serial EEPROM Data Input/Output/Serial CPU Access Data Input/Output.
	(PU)		After power on, this pin is EEPROM serial data IO. When the configuration download from EEPROM is finished, or if the EEPROM does not exist, then this pin acts as a serial CPU data IO.



7.4. System Pins

Table 6. System Pins

Pin Name	Type	Pin No	Description
RESET#	I	103	System Reset.
	(PU)		Active low to reset the system to a known state. After power-on reset (low to high), the configuration modes from Mode Control Pins (Pins (see the following section)) are strapped and determined.
XI/OSCI	I	56	Crystal Input/Oscillator Input.
			This is a 25Mhz +-50 ppm crystal input or oscillator input.
			When crystal is used, a capacitor connected from this pin to ground is recommended.
XO	О	57	Crystal Output.
			When crystal is used, a capacitor connected from this pin to ground is recommended. When an oscillator is used, keep this pin floating.

7.5. Mode Control Pins

The Mode Control pin values are strapped on power on reset. The strapped values may be updated via EEPROM configuration, if it exists. They can also be modified by internal register access from the CPU interface.

Table 7. Mode Control Pins

Pin Name	Type	Pin No.	Description
MaxPktLen	IO	87	Max. Valid Packet Length Control.
(SCAN_LEDA5)	(PD)		0: 1536 bytes (Default)
			1: 1552 bytes
MaxPauseCnt	IO	79	Max Pause frame Count for Congestion Control.
(SCAN_LEDB1)	(PD)		0: 128 (Default)
			1: Continuous
EnCOLBKPmode	IO	119	Enable Carrier-Based Back Pressure Mode.
(P4TXD)	(PD)		Half duplex back pressure flow control algorithm selection.
			0: Carrier-based back pressure mode (Default)
			1: Collision-based back pressure mode
EnCtrlFFilter/	IO	88	Enable 802.1D Specified Reserved Control Frame Filtering.
(SCAN_LEDA4)	(PD)		When network control frames are received with the destination MAC address as the group MAC address: (01-80-C2-00-00-04 ~ 01-80-C2-00-00-
			0F), the switch will drop the frames if the EnCtrlFilter=1. If EnCtrlFilter=0 the frames will be flooded.
			0: Disable Filtering (Default)
			1: Enable Filtering
EnHomeVLAN	IO	125	Enable Home VLAN Configuration.
(P7TXD)	(PD)		When enabled, the switch will be configured in Home VLAN mode.
()	()		0: Disable Home VLAN Function (Default)
			1: Enable (set VLAN as 16 VLANs without overlapping port).



Pin Name	Type	Pin No.	Description
EnFDFC	IO	123	Global Disable Full Duplex 802.3x Pause Flow Control Ability.
(P6TXD)	(PU)		Globally disables the 802.3x Pause ability flow control of all ports.
			1: Enable 802.3x Pause flow control ability (Default)
			0: Disable 802.3x Pause flow control ability
EnBKP	IO	116	Global Disable Half Duplex Back Pressure Flow Control Ability.
(P3TXD)	(PU)		Globally disables the back pressure flow control ability of all ports.
			1: Enable back pressure flow control ability (Default)
			0: Disable back pressure flow control ability
EnBKP48One	IO	89	Enable Back Pressure 48 Pass One Algorithm.
(SCAN_LEDA3)	(PU)		When the 48 Pass One algorithm is enabled, the switch will pass one incoming packet for every 48 collisions.
			0: Disable 48 Pass One algorithm
			1: Enable 48 Pass One algorithm (Default)
DisBCSFC	IO	8	Disable Broadcast Packet Strict Flood Control.
(P11TXD)	(PD)		Set to disable broadcast packet (DA: 'FF-FF-FF-FF-FF') strict flood
			mode and configure to loose flood mode.
			Strict flood mode will drop all broadcast packets if any one destination port is congested.
			Loose flood mode allows broadcast packets to be flooded to all non-congested ports.
			0: Enable Broadcast Packet Strict Flood (Strict flood mode) (Default)
			1: Disable Broadcast Packet Strict Flood (Loose flood mode)
EnBRDCTRL	IO	11	Broadcast Storm Filtering Control.
(SYNC 8 15)	(PD)		Disables broadcast storm filtering control.
` = = /			0: Disable Broadcast storm filtering control (Default)
			1: Enable Broadcast storm filtering control
LED mode[1:0]	IO		00: Scan LED mode.
P9TXD	(PD, PU)	4	01: Serial LED mode (single color) (default)
P8TXD		2	10: Serial LED mode (bi-color)
			11: Reserved



7.6. LED Pins

7.6.1. Scan LED Pins

Table 8. Scan LED Pins

Pin Name	Type	Pin No.	Description
Port 0_7	IO		Scan LED pins display for port0~port7 link status.
Scan_LED Group			In Scan LED mode, this LED group displays each port's (1) Speed,
SCAN_LEDA5		87	(2) Link/Activity, (3) Collision/Duplex status without external TTL.
SCAN_LEDA4		88	
SCAN_LEDA3		89	
SCAN_LEDA2		92	
SCAN_LEDA1		93	
SCAN_LEDA0		94	
SCAN_STSA3		95	
SCAN_STSA2		98	
SCAN_STSA1		99	
SCAN_STSA0		100	
Port 8_15	IO		Scan LED pins display for port8~port15 link status.
Scan_LED Group			In Scan LED mode, this LED group displays each port's (1) Speed,
SCAN_LEDB5		75	(2) Link/Activity, (3) Collision/Duplex status without external TTL.
SCAN_LEDB4		76	
SCAN_LEDB3		77	
SCAN_LEDB2		78	
SCAN_LEDB1		79	
SCAN_LEDB0		80	
SCAN_STSB3		81	
SCAN_STSB2		82	
SCAN_STSB1		85	
SCAN_STSB0		86	
Scan_LED Group	IO		Pins used for Scan LED application.
SCAN_LEDC5		61	
SCAN_LEDC4		62	
SCAN_LEDC3		63	
SCAN_LEDC2		64	
SCAN_LEDC1		65	
SCAN_LEDC0		66	



7.6.2. Serial LED Pins

Table 9. Serial LED Pins

Serial LED Shift Clock. In Serial LED mode, when Serial LED mode is enabled, periodically active	
to enable SLED_DATA to shift into the external shift register.	
Serial LED Data Output.	
ed, serial LED data is	
se Input.	
ostic item selection.	
ver there is a signal	
2.11	
s follows:	
1 1	
ed packets)	
per port link down.	
ole LED.	
ole LED.	
able LED.	
nable LED.	
port.	
ı	



7.7. Power/Ground Pins

Table 10. Power/Ground Pins

Pin Name	Type	Pin No	Description
DVDD	P	10, 14, 25, 32, 43, 54, 60, 71,	3.3V/2.5V for I/O Digital Power.
		83, 96, 112, 128	
DGND	G	1, 26, 33, 44, 55, 70, 97, 113	GND for I/O.
RVDD	P	15, 19	3.3V/2.5V for Internal 3.3V/2.5V to 1.8V Regular Power
			Input.
VDD	P	16, 35, 50, 73, 90, 114	1.8V Input for Internal Test Used.
			Do not supply 1.8V if RVDD is used.
GND	G	18, 36, 74, 91, 115	GND for Core Power.
AVDD	P	59	3.3V/2.5V for PLL Power.
AVSS	G	58	GND for PLL.

Note: When operating at 3.3V, use 3.3V and 1.8V only. When operating at 2.5V, use 2.5V and 1.8V only.

7.8. Test Pins

Table 11. Test Pins

Pin Name	Type	Pin No.	Description
TESTMODE IO		84	Test Pin.
	(PD)		Normally not pulled up or down.
MS_Test[1]	IO	41	Must use 4.7K resistor to pull down to ground.
	(PU)		
GAN_Test	IO	118	Must use 1K resistor to pull up to 3.3V.
(SYNC_0_7)			
NC Pins	-	29, 30, 31, 34, 37, 38, 39,	Keep NC Pins Floating.
		40, 42, 45, 46, 47, 48, 49,	
		51, 52, 53, 67, 68, 69	
OPCLK2	IO	106	Test Pin.
(P0TXD)	(PD)		Normally not pulled up or down.
OPCLK1	IO	108	Test Pin.
(P1TXD)	(PD)		Normally not pulled up or down.
OPCLK0	IO	110	Test Pin.
(P2TXD)	(PD)		Normally not pulled up or down.



8. Functional Description

8.1. Reset

8.1.1. Hardware Reset

In a power-on reset, an internal power-on reset pulse (44ms) will be generated and the RTL8316C will start the reset initialization procedures. These are:

- Determine various default settings via the hardware strap pins at the end of the RST# signal
- Auto load the configuration from EEPROM if EEPROM is detected (approx. 10ms)
- Complete the embedded SSRAM BIST process (approx. 24 ms)
- Initialize the packet buffer descriptor allocation
- Initialize the internal registers and prepare them to be accessed by the serial CPU interface
- Start MDC/MDIO configuration and polling

Note 1: To guarantee register access is valid and correct, the RTL8316C registers should not be accessed before the reset initialization process is finished.

Note 2: The connected PHY should have completed the reset process before the RTL8316C starts the MDC/MDIO configuration and polling process.

8.1.2. Software Reset

The software reset command resets the system control circuit and restarts auto-negotiation. It keeps the user configured settings. Hardware pin strapping, EEPROM auto load, and SSRAM BIST are NOT done when using the software reset command.

8.2. MAC to PHY Interface

The MAC to PHY interface supports SMII for all ports.

8.3. Fast Ethernet Port (SMII Interface)

Ports 0~15 are 10/100M Fast Ethernet ports supporting a Serial Media Independent Interface (SMII). The RTL8316C provides three SMII synchronous 125MHz clock outputs for three octal PHYs.



8.4. MAC Address Table Search and Learning

The RTL8316C MAC address lookup table consists of an 8K-entry hash table and 64-entry Content Addressable Memory (CAM). The RTL8316C uses the last 13 bits of the MAC address to index the 8K-entry lookup table for address searching and learning. If the mapped location in the 8K entries is occupied, then the RTL8316C will compare the destination MAC address with the contents of the CAM for address searching, and store the source MAC address in the CAM for address learning. The 64-entry CAM helps avoid address hash collisions and improves switch performance.

8.5. MAC Table Aging Function

In a dynamic network topology, address aging allows the contents of the address table to always be the most recent and correct. A learned source address entry will be cleared (aged out) if it is not updated by the address learning process within a set aging time period. The default aging timer of the MAC address lookup table is between 200~300 seconds.

8.6. Illegal Frame Filtering

Illegal frames such as CRC error packets, runt packets (length < 64 bytes) and oversize packets (length > maximum length) will be discarded. The maximum packet length may be 1536 or 1552 bytes.

This function is controlled by register 0x0001 [1:0].

Hardware Strapping Pin: MaxPKLen (87).

8.7. IEEE 802.1D Reserved Group Addresses Filtering Control

The RTL8316C supports the ability to drop 802.1D specified reserved group MAC addresses: 01-80-C2-00-00-04 to 01-80-C2-00-00-0F. The default setting disables dropping of these reserved group MAC address control frames. Frames with group MAC address 01-80-C2-00-00-01 (802.3x Pause), 01-80-c2-00-00-02 (802.3ad LACP) will always be filtered. MAC address 01-80-C2-00-00-03 is not filtered.

This function is controlled by register 0x0300 [2].

Hardware Strapping Pin: EnCtrlFFilter (88).

8.8. Backoff Algorithm

The RTL8316C implements the truncated exponential backoff algorithm compliant with the IEEE 802.3 standard. The collision counter is restarted after 16 consecutive collisions.



8.9. Inter-Packet Gap

The Inter-Packet Gap is 9.6µs for 10Mbps Ethernet, 960ns for 100Mbps Fast Ethernet.

The RTL8316C supports Transmit Inter-Packet Gap compensation for the frequency shift tolerance of the on-board oscillator.

This function is controlled by register 0x0001 [2].

8.10. Buffer Management

An embedded 1.25Mbit SSRAM is built-in as a packet storage buffer. To efficiently utilize the packet buffer, the RTL8316C divides the SSRAM into 1280 x 128-byte page-based buffers that are linked by a descriptor link list. For an Ethernet packet, a minimum of one, and maximum of 12 pages can be used. The system supports non-blocking wire-speed switching via 16 10/100M ports.

8.11. Flow Control

The RTL8316C supports IEEE 802.3x full-duplex flow control, and half-duplex back pressure congestion control.

8.11.1. IEEE 802.3x Pause Flow Control

IEEE 802.3x flow control is auto-negotiated between the remote device and the RTL8316C by writing the flow control ability, via MDIO, to an external connected PHY.

If a good PAUSE frame is received from any PAUSE flow-control-enabled port with DA=0180C2000001, the corresponding port of the RTL8316C will stop its packet transmission until a PAUSE timer timeout, or another PAUSE frame with zero PAUSE time is received.

The maximum transmitted Pause frame count during a congestion event is controllable. (1) limited to a 128 count, (2) unlimited count. The limited count is used to avoid unexpectedly long pause time locks for some network topology traffic.

This function is controlled by register 0x0001 [3].

Hardware Strapping Pin: MaxPauseCnt (79).



8.11.2. Half Duplex Back Pressure Flow Control

The RTL8316C supports two back pressure flow control schemes to force incoming packet backoff when the switch destination port is congested. This back pressure mode is controlled by register 0x0001 [7] and Hardware Strapping Pin: EnCOLBKPMode (119).

Collision-based back pressure: Uses a 4-byte jam pattern to force collisions with each incoming packet to force the link partner to back off transmissions according to CSMA/CD until the destination port congestion event is cleared. The RTL8316C uses a special half-duplex back pressure design; after 48 forced collisions it unconditionally receives and forwards one packet successfully. This prevents the connected repeater from being partitioned due to excessive collisions.

Carrier-sense-based back pressure: When a congested event is asserted, the RTL8316C continuously sends 4k jam packets with a minimum Inter-Packet Gap to prevent the link partner from transmitting more packets.

8.12. Broadcast Storm Filtering Control

The Broadcast Storm Filtering Control function enables each port to drop broadcast packets (Destination MAC ID is 'ff ff ff ff ff') after a *continuous received broadcast packets counter* count of 64. The counter is reset to 0 every 800ms or when receiving non-broadcast packets (Destination MAC ID is not 'ff ff ff ff ff').

This Broadcast Storm Filtering Control function is controlled by register 0x0607 [4].

Hardware Strapping Pin: EnBRDCTRL (11).

8.13. Head-Of-Line Blocking Prevention

The RTL8316C incorporates a simple mechanism to prevent Head-Of-Line blocking problems when flow control is disabled. When the flow control function is disabled, the RTL8316C first checks the destination address of an incoming packet. If the destination port is congested, then the RTL8316C discards this packet to avoid blocking following packets destined for a non-congested port.



8.14. Port Trunking and Fault Recovery Support

Port Trunking is the ability to aggregate several 10/100Mbps ports into a single logical link. There are 4 trunk groups supported by the RTL8316C. They are identified as:

- Trunk 0: (Port 0, 1, 2, 3)
- Trunk 1: (Port 4, 5, 6, 7)
- Trunk 2: (Port 8, 9, 10, 11)
- Trunk 3: (Port 12, 13, 14, 15)

They are individually enabled by Register 0x0307[4:1], EnTrunk[3:0] during hardware reset. Each trunk supports a trunking port status LED. The LED will be active low when the trunking function is enabled.

The RTL8316C trunking port always sends packets over the same link path in the trunk with a given source and destination MAC address to prevent frames from getting out of order, but the reverse path may follow a different link

8.14.1. Load Balancing

The load balancing scheme between links in a trunk group is determined by an Index[2:0] value that is calculated by a DA and SA hash algorithm.

Mapping algorithm. Given a number between 8 values of Index[2:0]:

If link up port is 4. Index value $\{(7, 6), (5, 4), (3, 2), (1, 0)\}$ maps to LinkUpPort[3:0]

If link up port is 3. Index value $\{(7, 6, 5), (4, 3, 2), (1, 0)\}$ maps to LinkUpPort[2:0]

If link up port is 2. Index value $\{(7, 6, 5, 4), (3, 2, 1, 0)\}$ maps to LinkUpPort[1:0]

If link up port is 1. Index value $\{(7, 6, 5, 4, 3, 2, 1, 0)\}$ maps to LinkUpPort[0]

8.14.2. Trunk Fault Auto Recovery

If a physical port of a trunk group is link down, then the EnTrunkLED will blink to warn of a link-down fault event. The Fault flag will be reported on register 0x0102 (System Fault Indication Register).

The RTL8316C will auto-start the Auto Fault Recovery scheme to distribute the trunk load to the remaining link up ports.



8.15. IGMP Snooping Support

The RTL8316C supports ASIC-based IGMP (Internet Group Management Protocol) snooping. This can be enabled via register 0x0308[0]. No other external CPU handling is required. It supports the ability to parse the IGMP control protocol packets and IP multicast data packets and learn the multicast router port and group address member ports into the multicast address table.

The RTL8316C differentiates between IGMP control protocol packets according to the message type:

- Router protocol packets (IGMP query packets and multicast routing protocol packets) are broadcast to all ports
- Group member protocol packets (IGMP v1, Query and Report packets) are sent directly to multicast router ports

IP multicast data packets involve multicast group table lookup and forwarding operations. If the table lookup returns a hit, the data packet is forwarded to all member ports and router ports. If the multicast address is not stored in the address table (i.e. lookup miss), the packet is broadcast to all ports of the broadcast domain.

The multicast table is combined with a L2 MAC table with a maximum of 8k entries. For a given multicast entry, the valid port member bit will auto age out after about 5 minutes if the port does not receive a corresponding group address IGMP report packet.

8.16. VLAN Function

The RTL8316C supports a VLAN function to segregate the switch into 32 VLANs. Each VLAN is a broadcast domain and each VLAN may be flexibly configured from 0 to 16 port members. Both port-based and tag-based VLAN functions are supported. The PVID, Tagging Control, and Ingress/Egress rules are manually configured on the VLAN Table at registers 0x030B~0x037C. The VLAN table format is shown as follows:

VLAN Entry Index	VID (12-Bit)	Port Member Set (26-bit Bitmap)
0		
1		
2		
:		
31		

Table 12. VLAN Table Format



'VID' defines the 802.1Q VLAN ID. The value of 'VID' may NOT be '0x000' or '0xfff'.

A VLAN is used to divide the broadcast domain to cut broadcast scope. The VLAN Frame Forwarding Rules are defined as follows:

- A received broadcast/multicast frame will be flood forwarded to VLAN member ports only ('Port Member Set' in the VLAN table) of the VLAN except the source port.
- A received unicast frame will be forwarded to its destination port only if the destination port is in the same VLAN as the source port. If the destination port belongs to a different VLAN, the frame will be discarded unless Leaky VLAN control is enabled.
- All VLAN groups share the same layer-2 learned MAC address table (Shared Learning).

8.16.1. Port-Based VLAN

By setting the 0x030B register to disable the En8021Qaware control bit, port-based VLAN is enabled and 802.1Q VLAN tagging is ignored. All other VLAN table configurations are the same as tag-based VLAN functions. The VLAN classification of an incoming packet on a port-based VLAN is defined by the port PVID. The RTL8316C uses the Port VLAN Identifier (PVID) to search the VLAN table for the VLAN members

8.16.2. IEEE 802.1Q Tag-Based VLAN

By setting the 0x030B register to enable the En8021Qaware control bit, 802.1Q tag-based VLAN is enabled.

VLAN classification is the first step before VLAN table lookup. The method of assigning a unique VID value to a received packet is as follows:

1. For a VLAN-tagged packet.

If the tagged 12-bit VID!=0, then the tagged VID value is used.

If the tagged VID=0 (Null VID, priority tag), then the port's PVID value is used.

2. For a non-VLAN-tagged packet, the port's 12-bit PVID value is used.

Note: The 'insert PVID' function for non-VLAN-tagged packets is controlled by registers 0x037D).

After a unique 12-bit VID is assigned, the RTL8316C checks the VLAN table ingress/egress rule, and then forwards the packet to valid destination ports.

8.16.3. Ingress/Egress Filtering Control Parameters

Two VLAN filtering rule control parameters are provided on register 0x030B:

- Acceptable frame type control: Admits all frames or admits only VLAN-tagged frames
- Ingress filtering control: Enables filtering of frames received from a port that is not in this port's VLAN group



8.16.4. Leaky VLAN

The Leaky VLAN feature enables specific frames to be forwarded between different VLANs.

For example, if the VLAN table entry is:

VLAN 1: Port members = $\{Port 1, 2, 3\}$

VLAN 2: Port members = $\{Port 4, 5, 6\}$

Normally, broadcast, multicast, and unicast packets are not allowed to be switched between these two VLANs. Port 1 broadcast packets will only flood to Port 2 and 3. A Port 1 unicast packet is not allowed to be forwarded to a member of VLAN 2.

If the Leaky VLAN function is enabled, three types of packets may be forwarded to destination ports outside the current VLAN.

- 1. Unicast Packet: May be forwarded to a destination port (L2 table lookup hit) on a different VLAN
- 2. ARP Broadcast Packet: May be broadcast to all ports on a switch
- 3. IP Multicast Packet: May be flooded to all the multicast address group member set, ignoring the VLAN member set domain limitation

These types of leaky control are used when:

- A switch is divided into multiple VLANs and host to host communication is required between the different VLANs without using a router
- You want to improve router performance

8.16.5. Insert/Remove VLAN Priority Tag

The RTL8316C supports Output Priority tagging control via register set 0x0319~0x031B. There are four types of VLAN tagging:

- 1. Remove the VLAN tag from all tagged packets
- 2. Insert a priority tag into untagged high-priority packets (Set priority field: 7, VID field: 0 for high priority packets)
- 3. Insert a priority tag into all untagged packets (Set priority field: 7, VID field: 0 for high priority packet. Set priority field: 0, VID field: 0 for low priority packets)
- 4. Do not touch (No modification made to the packet)

Note: This function may be enabled whether the VLAN function is enabled or not.



8.17. QoS Function

The RTL8316C can recognize QoS priority information in an incoming packet and send the packet to different priority queues for different service priority. The RTL8316C identifies the packet's priority based on three types of QoS priority information:

- Port-based priority
- IEEE 802.1p/Q VLAN tag
- TCP/IP TOS/DiffServ (DS) priority field

These three types of QoS can be configured via hardware pins, EEPROM, or Registers $0x0400 \sim 0x0401$.

The RTL8316C supports two priority level queues. The queue service rate is based on the Weighted Round Robin algorithm. The packet-based service weight ratio of high-priority and low-priority queuing can be set to 4:1, 8:1, 16:1 or 'Always high priority first'.

Note: If En8021pPri is enabled, do not disable flow control and broadcast packet strict flood control.

8.17.1. Port-Based Priority

When port-based priority is applied, any packet received from a high priority port will be treated as a high priority packet.

8.17.2. IEEE 802.1p/Q-Based Priority

When 802.1p tag priority is applied, the RTL8316C recognizes 802.1Q VLAN tagged packets and extracts the 3-bit User Priority information from the VLAN tag. The RTL8316C sets the User Priority threshold to 3. VLAN tagged packets with User Priority values 4~7 are treated as high priority packets, and other User Priority values (0~3) as low priority packets (follows the IEEE 802.1p standard).

8.17.3. Differentiated Services Based Priority

When TCP/IP's TOS/DiffServ (DS) based priority is applied, the RTL8316C recognizes TCP/IP Differentiated Services Codepoint (DSCP) priority information from the DS-field defined in RFC2474. The DS field byte for IPv4 is the Type-of-Service (TOS) octet. Recommended DiffServ Codepoints are defined in RFC2597 for classifying traffic into different service classes. The RTL8316C extracts the codepoint value of the DS field from IPv4 packets and identifies the priority of the incoming IP packet following the definitions listed below:

High Priority. DS-field = 101110 (EF, Expected Forwarding)

001010; 010010; 011010; 100010 (AF, Assured Forwarding)

11x000 (Network Control)

Low Priority. DS-field = Other values



VLAN tagged packet formats are shown below:

6 bytes	6 bytes	2 bytes	3 bits	1 bit	12 bits		4 bytes
DA	SA	81-00	User Priority	CFI	VLAN	Data	CRC
			(0~3: Low-pri; 4~7: High-pri)		Identifier		

Figure 4. 802.1Q VLAN Tag Frame Format

6 bytes	6 bytes	4 bytes	2 bytes	4 bits	4 bits	6 bits	2 bits		4 bytes
DA	SA	802.1Q Tag	08-00	Version	IHL	TOS[0:5]: DS-field		Data	CRC
		(Optional)		IPv4: 0100					

Figure 5. IPv4 Frame Format

8.17.4. Flow Control Auto Turn Off

The RTL8316C can automatically turn off IEEE 802.3x flow control and back pressure flow control for $1\sim2$ seconds whenever the port receives a high priority packet. Flow control is re-enabled when no priority packets are received for $1\sim2$ seconds. This auto-turn off function is enabled via Register 0x0400[2].

8.18. Ingress and Egress Bandwidth Control

The RTL8316C supports bandwidth control on all ports. Each port's bandwidth is configurable on both ingress and egress traffic independently. Port bandwidth may be configured to 128kbps, 256kbps, 512kbps, 1Mbps, 2Mbps, 4Mbps, or 8Mbps.

When the ingress or egress traffic bandwidth exceeds the configured threshold, flow control is triggered to limit the throughput. The control description is shown in register $0x020A \sim 0x0215$.



8.19. Simple MIB Counter Support

Three 32-bit MIB counters (Counter 1, Counter 2, and Counter 3) are implemented on each port for basic traffic management and diagnostic purposes.

The MIB object of each counter is configurable. The MIB object selection on each counter is shown in Table 13. A detailed description is given in 10.8 MIB Counter Register, page 50.

Table 1	3. MIB	Object	Selection
---------	--------	--------	-----------

MIB Object	Counter 1	Counter 2	Counter 3
RX Packet Count	V	-	-
RX Byte Count	V	-	-
TX Packet Count	-	V	-
TX Byte Count	-	V	-
Drop Packet Count	-	-	V
Drop Byte Count	-	-	V
CRC Error Packet Count	V	V	V
Collision Count	V	V	V

8.20. Network Loop Connection Fault Detection

The RTL8316C periodically transmits a Realtek-EtherType (=0x8899) protocol frame to detect network loop faults.

- Normal transmission time interval is five minutes
- If a port detects a loop, the loop event flag will be set (register 0x0101) and the transmission time interval will change to one second to speed up the new topology change detection
- The loop event flag will be cleared and the transmission time interval will return to five minutes if the port does not receive a self-loop detect packet for 3 seconds

Loop Detect Packet Format

The Loop Detect Packet Format is shown below:

Table 14. Loop Detect Packet Format

0	8	16 24 ~									
	DA (6) [=0xfffffffffff]										
D	A	SA (6)[=Sv	vitch MAC]								
	SA										
RealtekEtherTyp	be (2) [=0x8899]	Protocol (1) [=03]	Pad 0000								
	Pad 00	000000									
	:										
	CRC (4)										



8.21. Realtek Echo Protocol

The Realtek Echo Protocol (REP) supports the Layer 2 Echo test. It is easy for a host to do network connection diagnostics through a simple test packet, with or without other hosts on the network. No IP assignment is required.

When the RTL8316C receives a REP packet, it replies by sending the original REP frame to the source MAC address with the DA and SA exchanged.

Realtek Echo Protocol Frame

The Realtek Echo Protocol frame format is shown below:




Figure 6. Realtek Echo Protocol Frame

8.22. Disable Port

A port can be disabled via the Port Disable Control Register (register 0x0608~0x0609). When a port is disabled, the port will cease all packet transmission and reception. The physical link status is not changed.



8.23. Port Properties Configuration

The RTL8316C supports a flexible method to configure port properties via the PHY MII register. Configurable properties include Media Speed (10M/100M), Duplex Mode, and 802.3x PAUSE flow control. The properties of each can be configured by auto-negotiation or forced mode (auto negotiation disabled).

The port link state will be reported in the port Link Status register. The configuration description is shown in registers 0x060A~0x0624.

The following shows how to configure the Pause and Asymmetric Pause ability on port property registers $(0x060A\sim0x0615)$ to get an expected negotiation result.

Table 15. Configuring Pause and Asymmetric Pause

PAUSE	Asymmetric PAUSE	Expected PAUSE Result
0	0	Disable
0	1	Asymmetric to Link Partner
1	0	Symmetric (Default)
1	1	Asymmetric to Link Local or Symmetric

When a port is configured to 'Forced Mode' (auto negotiation disabled), the following table shows how to configure flow control ability (TX pause/RX pause) on port property registers (0x060A~0x0615) to get an expected negotiation result.

Table 16. TX/RX Pause Ability in Forced Mode

		,,
(0x060A~0x0615) bit[6]	(0x060A~0x0615) bit[5]	RTL8316C Flow Control Ability
Asymmetric PAUSE	Asymmetric PAUSE	
0	0	RX Pause Ability Only
0	1	No Flow Control Ability
1	0	TX Pause Ability Only
1	1	Both TX/RX Pause Ability



8.24. Serial CPU Interface

The RTL8316C supports a serial CPU interface (Slave mode) that shares the same hardware pin (SCK, SDA) as the EEPROM interface (Master mode). The EEPROM and Serial interface can coexist by assigning a different device ID. Define EEPROM device ID=1010-000, RTL8316C device ID=1010-100. The interface is compatible with the Atmel EEPROM AT24C04.




Figure 7. Serial CPU Interface

The serial CPU interface is enabled after the EEPROM download has finished. When operating in serial CPU mode the SCK is an input pin. The SDA is an IO pin with internal pull high.

8.24.1. Serial-CPU Access Format

In Serial CPU mode, 16-bit and 32-bit data access are both supported by the RTL8316C. The Serial Read Write access format is as follows.

- 16-bit Address (MSB first)
- 16/32-bit data Burst Read (Low byte (Byte0) first; MSB first)
- 16/32-bit data Burst Write (Low byte (Byte0) first; MSB first)

Note: Each burst is one byte.



Start and Stop Definition (START; STOP)

A high-to-low transition of SDA with SCLK high is a START condition and it must precede any other command.

A low-to-high transition of the SDA line while the clock (SCLK) is HIGH determines a STOP condition. All operations must end with a STOP. For the start and end of a write/read command, SCK needs one extra clock before/after the start/stop signals.




Figure 8. Start and Stop Definition

Output Acknowledge (ACK)

When addressed, each receiving device is obliged to generate an acknowledgment after reception of each byte.

The master device must generate an extra clock pulse that is associated with this acknowledgement bit.




Figure 9. Output Acknowledge (ACK)

Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.



Serial CPU 16-Bit Read/Write Format

Table 17. Serial CPU 16-Bit Read/Write Format

Bit Width	1	4	3	1	1	8	1	8	1	8	1	8	1	1
Operation	Start Bit	Control	Chip	RW	Ack	Reg.	Ack	Reg.	Ack	Reg.	Ack	Reg.	Ack	Stop
		code	Select			Addr.		Addr.		Data.		Data		Bit
						[7:0]		[15:8]		[7:0]		[15:8]		
						(MSB		(MSB		(MSB		(MSB		
						first)		first)		first)		first)		
16-bit Read	Start	1010	100	1	0	Write	0	Write	0	Read	0	Read	1	Stop
					(*A)	Data	(*A)	Data	(*A)	Data	(*B)	Data	(*B)	
16-bit Write	Start	1010	100	0	0	Write	0	Write	0	Write	0	Write	1	Stop
					(*A)	Data	(*A)	Data	(*A)	Data	(*A)	Data	(*A)	

Note: *A = ACK by RTL8316C. *B = ACK by CPU.

Serial CPU 32-Bit Read Format

Table 18. Serial CPU 32-Bit Read Format

Bit Width	1	4	3	1	1	8	1	8	1	8	1	8	1	8	1	8	1	1
Operat-	Start	Control	Chip	RW	Ack	Reg.	Ack	Reg.	Ack	Stop								
ion	Bit	code	Select			Addr.		Addr.		Data.		Data.		Data.		Data		Bit
						[7:0]		[15:8]		[7:0]		[15:8]		[23:16]		[31:24]		
						(MSB		(MSB										
						first)		first)										
32-bit	Start	1010	100	1	0	Write	0	Write	0	Read	0	Read	0	Read	0	Read	1	Stop
Read					(*A)	Data	(*A)	Data	(*A)	Data	(*B)	Data	(*B)	Data	(*B)	Data	(*B)	

Note: *A = ACK by RTL8316C. *B = ACK by CPU.

8.25. PHY Serial Management Interface

The RTL8316C supports PHY management through the serial MDIO and MDC signal (SMI) to start the auto-negotiation process. After a power-on reset, the RTL8316C writes its abilities to the advertisement registers, 0 and 4, of the connected PHY and commands the PHY to restart the auto negotiation process. The PHY device address setting is defined as:

Address 16~31 for Fast Ethernet ports 0~15

After restarting auto-negotiation, the RTL8316C will continuously read the link status and abilities of local and link partners to determine the link state.

Port properties (speed, duplex, 802.3x flow control) can be configured via auto-negotiation or forced mode. The configuration parameters are held in register $0x060A \sim 0x0615$. The final link status is reported in register $0x0619\sim0x0624$.



8.25.1. SMI (MDC, MDIO) Interface

SMI (MDC, MDIO) Management Packet Format

Table 19. SMI (MDC, MDIO) Management Packet Format

	Management Frame Fields											
	PRE	RE ST OP PHYAD REGAD TA DATA										
Read	11	01	10	AAAAA	RRRRR	Z0	DDDDDDDDDDDDDD	Z				
Write	11	01	01	AAAAA	RRRRR	10	DDDDDDDDDDDDDD	Z				

8.25.2. PHY Register Indirect Access

The RTL8316C supports the ability to randomly access PHY registers through a set of control registers at $0x0500\sim0x0502$. Users need to define the PHY address ID, PHY Register ID, Data content of the write command, and operating command type (Read or Write) on the above registers. Then the RTL8316C will auto process the PHY Read/Write access through the MDC/MDIO interface.

Read PHY Register Procedure

Configure PHY Access Control Register (0x0500)

Read the result on PHY Access Read Data Register (0x0502)

Write PHY Register Procedure

Write the PHY Access Write Data Register (0x0501)

Configure the PHY Access Control Register (0x0500)

PHY Address ID Definition

The PHY address ID corresponds to the port location. The PHY address ID of Ports $0\sim15$ are 0x10, 0x11, 0x12, 0x1F.

8.26. LED Interfaces

The RTL8316C provides a flexible per-port LED display to show the per-port link status and diagnostic information. Both a parallel and serial interface are provided to drive the LEDs.

During power on reset, the parallel LED signals are driven low and the serial interface shifts to a low value for about two seconds to turn on all the LEDs for testing purposes.



8.27. Parallel LED Interface

The parallel interface only provides a system status LED.

LED signals include: LED loopDet, LED EnTrunk[3:0].

8.28. Serial LED Interface

The serial interface, SLED_CLK, and SLED_DATA provide clock and data to enable the external shift registers 74164 to capture the per-port link status and diagnostic information.

Another pin, LED_DMODE_CLK, provides the diagnostic items selection control. Each pulse signal input from this pin changes the diagnostic item to be displayed on the diagnostic LED.

Each port provides three port-state LEDs (StateLED) and one diagnostic LED (DiagLED). The LED display type can be flexibly configured and can be enabled or disabled to achieve the optimal BOM cost.

The LED display configuration is controlled by register 0x0005h 'LED Display Configuration Register', and can also be configured via EEPROM.

The StateLED display is defined by StatLED_mode[2:0] on register 0x0005. The available display types are shown in the following table.

Table 20. Serial LED Interface

StatLEDn_mode[2:0]	000	001	010	011	100	101	110	111
StateLEDn Display Type	Link	100Spd	Duplex	Link/Act	Duplex	Act	Link	Col
	/Act		/Col	/100Spd				

The display items of the diagnostic LED (DiagLED) are internally defined and are as follows:

Table 21. Diagnostic LED Display

Item	Description
(DiagItem_0) DisablePort/RxError	ON: Disabled port
	Blinking: RX CRC error
(DiagItem_1) FlowControl/FCActive	ON: Flow control enabled
	Blinking: Flow control active
(DiagItem_2) TrunkPort/TKFault	ON: Trunking enabled port
	Blinking: Trunk fault warning
(DiagItem_3) HighPriorityPort	ON: High priority port
(DiagItem_4) LoopDetectPort	ON: Network loop connection fault detect
(DiagItem_5) BroadcastStormAlarmPort	ON: Broadcast Storm Alarm port
(DiagItem_6) NULL	Reserved
(DiagItem_7) NULL	Reserved



The DiagLED display item is changed by a trigger signal input from hardware pin 'LED_DMODE_CK'. The change sequence order of the DiagLED is:

DiagItem_0 → DiagItem_1 → DiagItem_2 → → DiagItem_7 → Loop to DiagItem_0

8.28.1. Serial LED Display Panel Example (4 LEDs, Register 0x0005)

Enable Serial LED Display Mode:

→ Set EnSerialMode: 1

Define Per-port 4 LED Display Mode:

→ Configuration. set EnLED[3:0]: 1111

Define the statLED display type as: StatLED0=Link/Act, StatLED1=10/100M, StatLED2=Duplex/Collision:

→ Configuration. set StatLED0 mode[2:0]=000, StatLED1 mode[2:0]=001, StatLED2 mode[2:0]=010

Follow the same method to configure the per-port 1 LED, per-port 2 LED, and per-port 3 LED display mode, with or without enabling the diagnostic LED.

The LED panel is shown in Figure 10.




Figure 10. Serial LED Display



8.28.2. Serial LED Shift Out Sequence Order

The Serial LED output sequence is defined as follows: (first bit $\rightarrow \rightarrow$ last bit).


Each port has four LEDs. There are eight diagnostic LEDs:

```
    → [P0 StateLED0] → [P0 StateLED1] → [P0 StateLED2] → [P0 DiagLED0]
    → [P1 StateLED0] → [P1 StateLED1] → [P1 StateLED2] → [P1 DiagLED0]
    → - - - - - → - - - - → - - - - → - - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - - → - - → - - - → - - - → - - → - - → - - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - - → - → - - → - → - - → - → - - → - → - - → - → - → - → - → - → - - → - → - → - → - → - → - - → - → - - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → - → -
```

8.28.3. Serial LED Bi-Color LED Mode

For RTL8316C 3-bit Bi-color LED mode, Link/Act and Spd are used for one Bi-color LED package, which is a single LED package with two LEDs connected in parallel with opposite polarities.

Spd	Link/Act	Indication	Bi-Color State
0	0	No Link	Off
0	1	100Mb/s Link Up	Green
1	0	10Mb/s Link Up	Yellow






Figure 11. 3-Bit Serial Stream Mode



8.29. SCAN LED Interface

The RTL8316C supports Scan LED display mode. The forms of LED status streams, as shown below, are controlled by HW pin LEDMODE[1:0] = 2b'00, and are latched upon reset.

Table 22. Scan LED Status

LED Status	Description	
Spd	Speed Indicator.	
	High for 100Mbps and low for 10Mbps	
Link/Act	Link, Activity Indicator.	
	High for link established.	
	Blinks when the corresponding port is transmitting or receiving	
Col/Fulldup	Full Duplex, Collision Indicator.	
	High for full duplex, and low for half duplex mode.	
	Blinks when there are collisions on the corresponding port	

The RTL8316C provides three Scan LED groups that display each port's status:

Group A

(Scan_LEDA[5:0], Scan_STSA[3:0]) displays status for port0~port7

Group B

(Scan_LEDB[5:0], Scan_STSB[3:0]) displays status for port8~port15


Group C

(Scan LEDC[5:0], displays status for applications

Scan_LEDA[5:0], Scan_LEDB[5:0] and Scan_LEDC[5:0] operate with the same timing phase. The Scan LED timing diagram is shown in Figure 12, on page 38.



8.29.1. Scan LED Timing Diagram



8.29.2. SCAN LED Timing Details

Table 23. Scan LED Timing Information

Symbol	Description	Min	Тур	Max	Units
T1	Low Duration of SCAN_LED Signal.	-	700	1	μs
T2	Gap between Two Continuing SCAN_LED Signal	-	700	1	ns
Т3	SCAN_STS Pin Active High Signal Duration	-	1.4	1	ms
T4	SCAN_STS Active High to SCAN_LED Active-Low	-	960	-	μs
T5	SCAN_LED Active High to SCAN_STS Active-Low	-	640	-	ns
Т6	Rising Time of All SCAN Signal	-	2.7	-	ns
T7	Falling Time of All SCAN Signal	-	2.7	-	ns




Figure 13. Scan LED Timing Information (1)




Figure 14. Scan LED Timing Information (2)




Figure 15. Scan LED Timing Information (3)



8.29.3. External Circuit for Scan LED RTL8316C




Figure 16. External Circuit for Scan LED



8.30. Port Mirroring

Port mirroring is used to forward traffic to a selected port based on one or more of the following:

- All traffic received from one or multi selected source ports (source mirroring)
- All traffic transmitted to one selected destination port (destination mirroring)
- The total transmission speed of all the source ports is equal to the destination port speed (e.g. If destination port 0's speed is 100Mhz, and port0 is mirroring port 1 and port 2, the speed of port1 and port2 will be limited by port0).

Table 24. Port Mirror Control Register for P15-P0

Register	Bits	Name	Description	RW	Default
0x0219	15:0	EnPortMirror(0)[15:0]	Enables the Port-Based Mirror Function.	RW	0
			Bit n corresponds to port n.		
			Write '1' to enable a port's mirror function		

Table 25. RX Mirror Port Register for P15-P0

Register	Bits	Name	Description	RW	Default
0x021B	15:0	Mirror_RX(0)[15:0]	Bit N Corresponds to Port N.	RW	0
			Write '1' to duplicate port n RX data to mirrored port.		

Table 26. TX Mirror Port Register for P15-P0

Register	Bits	Name	Description	RW	Default
0x021D	15:0	Mirror_TX(0)[15:0]	Bit N Corresponds to Port N.	RW	0
			Write '1' to duplicate port n TX data to mirrored port.		



9. Serial EEPROM Configuration (24C04)

The EEPROM configuration bits are directly mapped to some of the internal registers. For example, EEPROM addresses 0x04h and 0x05h directly map to internal register 0x0005 'LED Display Configuration'.

The mapping rule is: EEPROM 0x00h: REG. 0x0002[7:0], EEPROM 0x01h: REG. 0x0002[15:8].

When QoS is enabled, the packet buffer threshold registers improve throughput and we suggest that the packet buffer threshold use the values shown in Table 27.

9.1. EEPROM Configuration vs. Internal Register Mapping

Table 27. EEPROM Configuration vs. Internal Register Mapping

EEPROM Physical Address (8-Bit Data Entry) (24C04)	Description	Corresponding Internal Register Address Mapping	Internal Default
01~00	Reserved	0x0002	0A80
03~02	Reserved	0x0003	0155
05~04	LED Display Configuration 0	0x0005	0E88
07~06	Reserved	-	-
09~08	Reserved	-	-
0B~0A	Reserved	-	-
0D~0C	Realtek Protocol Control	0x0200	0000
0F~0E	Reserved	0x0201	0000
11~10	Reserved	0x0202	0000
13~12	Switch MAC ID 0	0x0203	0000
15~14	Switch MAC ID 1	0x0204	0000
17~16	Switch MAC ID 2	0x0205	0000
19~18	Chip ID 0	0x0206	0000
1B~1A	Vender ID 0	0x0207	0000
1D~1C	Vender ID 1	0x0208	0000
1F~1E	Reserved	-	-
21~20	Reserved	-	-
23~22	ALT Configuration	0x0300	0004
25~24	Port Trunking Configuration	0x0307	8200
27~26	IGMP Control Register	0x0308	0000
29~28	VLAN Control Register	0x030B	0000
2B~2A	Reserved	-	-
2D~2C	Reserved	-	-
2F~2E	QoS Control Register	0x0400	0010
31~30	Port Priority Configuration 0	0x0401	0000
33~32	Port Priority Configuration 1	0x0402	0000
35~34	Reserved	-	-
37~36	Reserved	-	-
39~38	Global Port Control Register	0x0607	0010
3B~3A	Port property Configuration 0	0x060A	AFAF



EEPROM Physical Address (8-Bit Data Entry) (24C04)	Description	Corresponding Internal Register Address Mapping	Internal Default
3D~3C	Port property Configuration 1	0x060B	AFAF
3F~3E	Port property Configuration 2	0x060C	AFAF
41~40	Port property Configuration 3	0x060D	AFAF
43~42	Port property Configuration 4	0x060E	AFAF
45~44	Port property Configuration 5	0x060F	AFAF
47~46	Port property Configuration 6	0x0610	AFAF
49~48	Port property Configuration 7	0x0611	AFAF
4B~4A	Reserved	-	-
4D~4C	Reserved	-	-
4F~4E	Reserved	-	-
51~50	Reserved	-	-
53~52	Auto polling GPHY Register, packet buffer threshold, and RRCP Leaky packet.	0x0616	06EC
55~54	Reserved	-	-
57~56	Reserved	-	-
59~58	Packet Buffer shared band	0x0900	0000
5B~5A	Packet Buffer over threshold	0x0901	0000
5D~5C	Packet Buffer per-port band for FE ports	0x0902	0000
5E~5F	Packet Buffer per-port band for GE ports	0x0903	0000
61~60	Designer Diagnostic Configuration	0xFFFF	0000



10. Internal Register Descriptions

Symbols:

R: Read V: Configurable

W: Write P: Partially Configurable

RW: Read/Write X: Not Configurable

10.1. System Configuration Register

Table 28. System Configuration Register

Register Base Address	Offset	Description	RW	Default	Pin	EE
0x0000	0	System Reset	RW	0	X	X
	1	Switch Parameter Register	RW	0x84A0	X	X
	2	EEPROM Check ID	R	0	X	V
	3	Reserved	-	-	-	-
	4	LED MODE	RW	0001	X	X
	5	LED Display Configuration 0	RW	1E88	X	V
	6	LED Display Configuration 1	RW	0C00	X	V

10.2. System Status Register

Table 29. System Status Register

Register Base Address	Offset	Description	RW	Default	Pin	EE
0x0100	0	Board Trapping Status	RW	0C01	X	X
	1	Loop Detect Status Register(32 bit Reg)	R	0	X	X
	2	System Fault Flag Register	R	0	X	X



10.3. Management Configuration Register

Table 30. Management Configuration Register

Register Base Address	Offset	Description Description	RW	Default	Pin	EE
0x0200	0	Realtek Protocol Control	RW	0001	X	V
	1	Reserved	RW	0	X	V
	2	Reserved	RW	0	X	V
	3	Switch MAC ID (0)	R	0	X	V
	4	Switch MAC ID (1)	R	0	X	V
	5	Switch MAC ID (2)	R	0	X	V
	6	Chip ID (RO)	R	0	X	V
	7	Vender ID (0) (RO)	R	0	X	V
	8	Vender ID (1) (RO)	R	0	X	V
	9	Reserved	-	-	-	-
	0A	Port Rate Control Register	RW	0	X	X
	0B	Port Rate Control Register	RW	0	X	X
	0C	Port Rate Control Register	RW	0	X	X
	0D	Port Rate Control Register	RW	0	X	X
	0E	Port Rate Control Register	RW	0	X	X
	0F	Port Rate Control Register	RW	0	X	X
	10	Port Rate Control Register	RW	0	X	X
	11	Port Rate Control Register	RW	0	X	X
	12	Reserved	-	-	-	-
	13	Reserved	-	-	-	-
	14	Reserved	-	-	=	-
	15	Reserved	-	-	-	-
	16	Reserved	-	-	-	-
	17	EEPROM RW Command Register	RW	0	X	X
	18	EEPROM RW Data Register	RW	0	X	X
	19	Port Mirror Control Register for P15-P0	RW	0	X	X
	1A	Reserved	-	-	-	-
	1B	RX Mirror Port Mask for P15-P0	RW	0	X	X
	1C	Reserved	-	-	-	-
	1D	TX Mirror Port Mask for P15-P0	RW	0	X	X
	1E	Reserved	-	-	=	-



10.4. Address Lookup Table (ALT) Control Register

Table 31. Address Lookup Table (ALT) Control Register

Register Base Address	Offset	Description	RW	Default	Pin	EE
0x0300	0	ALT Configuration	RW	0	P	P
	1	Address Learning Control (0)	RW	0	X	X
	2	Address Learning Control (1)	RW	0	X	X
	3	Unknown SA Management 0 (RO) (0)	R	-	X	X
	4	Unknown SA Management 0 (RO) (1)	R	-	X	X
	5	Unknown SA Management 0 (RO) (2)	R	-	X	X
	6	Unknown SA Management 1(RO)	R	-	X	X
	7	Port Trunking Configuration	RW	8200	P	V
	8	IGMP Control Register	RW	8200	V	V
	9	IP Multicast Router Discovery	R	0	X	X
	0A	Reserved	_	-	-	_
	0B	VLAN Control Register	RW	0	P	V
	0C	Port VLAN ID Assignment (0)	RW	0100	X	X
	0D	Port VLAN ID Assignment (1)	RW	0302	X	X
	0E	Port VLAN ID Assignment (2)	RW	0504	X	X
	0F	Port VLAN ID Assignment (3)	RW	0706	X	X
	10	Port VLAN ID Assignment (4)	RW	0908	X	X
	11	Port VLAN ID Assignment (5)	RW	0B0A	X	X
	12	Port VLAN ID Assignment (6)	RW	0D0C	X	X
	13	Port VLAN ID Assignment (7)	RW	0F0E	X	X
	14	Reserved	-	-	-	-
	15	Reserved	_	_	_	_
	16	Reserved		_	_	<u> </u>
	17	Reserved		_	_	
	18	Reserved		_	-	<u> </u>
	19	VLAN TX Priority Tagging Control (0)	RW	FFFF	X	X
	1A	VLAN TX Priority Tagging Control (1)	RW	FFFF	X	X
	1B	Reserved	IXVV	1.1.1.1.	-	Λ
	1C	Reserved	-	_		-
		Port VLAN Configuration (32*[0,1,2])	RW	-	X	X
	- 1D	VLAN 0 Entry Configuration 0 (member[15:0])		C001	X	X
	1E	Reserved	RW	C001		
			- DW	-	- V	- V
	1F	VLAN_0_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	20	VLAN_1_Entry_Configuration_0 (member[15:0])	RW	C002	X	A
	21	Reserved	- DW	-	- V	- V
	22	VLAN_1_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	23	VLAN_2_Entry_Configuration_0 (member[15:0])	RW	C004	X	X
	24	Reserved	- D117	-	-	-
	25	VLAN_2_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	26	VLAN_3_Entry_Configuration_0 (member[15:0])	RW	C008	X	X
	27	Reserved	-	-	-	-
	28	VLAN_3_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	29	VLAN_4_Entry_Configuration_0 (member[15:0])	RW	C010	X	X



Register Base Address	Offset	Description	RW	Default	Pin	EE
	2A	Reserved	-	-	-	-
	2B	VLAN_4_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	2C	VLAN_5_Entry_Configuration_0 (member[15:0])	RW	C020	X	X
	2D	Reserved	-	-	-	-
	2E	VLAN_5_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	2F	VLAN_6_Entry_Configuration_0 (member[15:0])	RW	C040	X	X
	30	Reserved	-	-	-	-
	31	VLAN_6_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	32	VLAN_7_Entry_Configuration_0 (member[15:0])	RW	C080	X	X
	33	Reserved	-	-	-	-
	34	VLAN_7_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	35	VLAN 8 Entry Configuration 0 (member[15:0])	RW	C100	X	X
	36	Reserved	-	-	-	-
	37	VLAN_8_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	38	VLAN_9_Entry_Configuration_0 (member[15:0])	RW	C200	X	X
	39	Reserved	_	-	_	_
	3A	VLAN_9_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	3B	VLAN 10 Entry Configuration 0 (member[15:0])	RW	C400	X	X
	3C	Reserved	_	-	-	_
	3D	VLAN 10 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	3E	VLAN 11 Entry Configuration 0 (member[15:0])	RW	C800	X	X
	3F	Reserved	-	-	-	-
	40	VLAN 11 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	41	VLAN 12 Entry Configuration 0 (member[15:0])	RW	D000	X	X
	42	Reserved	-		-	-
	43	VLAN 12 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	44	VLAN_12_Entry_Configuration_0 (member[15:0])	RW	E000	X	X
	45	Reserved	-	-	-	Λ
	46	VLAN 13 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	47	VLAN 14 Entry Configuration 0 (member[15:0])	RW	FFFF	X	X
	48	Reserved	KVV	ГГГГ	Λ	Λ
	48		RW	0000	X	X
		VLAN_14_Entry_Configuration_2 (VID[11:0])				
	4A	VLAN_15_Entry_Configuration_0 (member[15:0])	RW	FFFF	X	X
	4B	Reserved	- DW	0000	- V	- 3/
	4C	VLAN_15_Entry_Configuration_2 (VID[11:0])	RW		X	X
	4D	VLAN_16_Entry_Configuration_0 (member[15:0])	RW	0000	X	X
	4E	Reserved	-	-	-	-
	4F	VLAN_16_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	50	VLAN_17_Entry_Configuration_0 (member[15:0])	RW	0000	X	X
	51	Reserved	-	-	-	-
	52	VLAN_17_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	53	VLAN_18_Entry_Configuration_0 (member[15:0])	RW	0000	X	X
	54	Reserved	-	-	-	-
	55	VLAN_18_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	56	VLAN_19_Entry_Configuration_0 (member[15:0])	RW	0000	X	X
	57	Reserved	-	-	-	_
	58	VLAN_19_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X



Register Base Address	Offset	Description	RW	Default	Pin	EE
	59	VLAN_20_Entry_Configuration_0 (member[15:0])	RW	0000	X	X
	5A	Reserved	-	-	=	-
	5B	VLAN_20_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	5C	VLAN 21 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	5D	Reserved	-	-	=	-
	5E	VLAN 21 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	5F	VLAN 22 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	60	Reserved	-	-	-	_
	61	VLAN 22 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	62	VLAN 23 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	63	Reserved	-	-	-	_
	64	VLAN 23 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	65	VLAN 24 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	66	Reserved	-	-	-	_
	67	VLAN_24_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	68	VLAN 25 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	69	Reserved	-	-	-	-
	6A	VLAN 25 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	6B	VLAN 26 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	6C	Reserved	-	-	-	-
	6D	VLAN 26 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	6E	VLAN 27 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	6F	Reserved	-	-	_	_
	70	VLAN 27 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	71	VLAN 28 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	72	Reserved	-	-	-	_
	73	VLAN_28_Entry_Configuration_2 (VID[11:0])	RW	0000	X	X
	74	VLAN 29 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	75	Reserved	-	-	_	_
	76	VLAN 29 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	77	VLAN 30 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	78	Reserved	-	-	-	_
	79	VLAN 30 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	7A	VLAN 31 Entry Configuration 0 (member[15:0])	RW	0000	X	X
	7B	Reserved	-	-	-	_
	7C	VLAN 31 Entry Configuration 2 (VID[11:0])	RW	0000	X	X
	7D	Insert per-port VID enabling register	RW	0	X	V
	7E	Reserved	-	-	-	<u> </u>



10.5. Queue Control Register

Table 32. Queue Control Register

Register Base Address	Offset	Description	RW	Default	Pin	EE
0x0400	0	QoS Control Register	RW	0	V	V
	1	Port Priority Configuration (0)	RW	0	V	V
	2	Port Priority Configuration (1)	RW	0	V	V
	8	Reserved	RW	0	V	V

10.6. PHY Access Control Register

Table 33. PHY Access Control Register

Register Base Address	Offset	Description	RW	Default	Pin	EE
0x0500	0	PHY Access Addressing Control	RW	0	X	X
	1	PHY Access Write Data	RW	-	X	X
	2	PHY Access Read Data	R	-	X	X

10.7. Port Control Register

Table 34. Port Control Register

Register Base	Offset	Description	RW	Default	Pin	EE
Address		•				
0x0600	0~6	Reserved	-	-	-	-
	7	Global Port Control Register	RW	0010	V	V
	8	Port Access Authority Control (0)	RW	0	X	X
	9	Port Access Authority Control (1)	RW	0	X	X
	A	Port Property Configuration Register 0 (Port 0, 1)	RW	AFAF	X	V
	В	Port Property Configuration Register 1 (Port 2, 3)	RW	AFAF	X	V
	С	Port Property Configuration Register 2 (Port 4, 5)	RW	AFAF	X	V
	D	Port Property Configuration Register 3 (Port 6, 7)	RW	AFAF	X	V
	Е	Port Property Configuration Register 4 (Port 8, 9)	RW	AFAF	X	V
	F	Port Property Configuration Register 5 (Port 10, 11)	RW	AFAF	X	V
	10	Port Property Configuration Register 6 (Port 12, 13)	RW	AFAF	X	V
	11	Port Property Configuration Register 7 (Port 14, 15)	RW	AFAF	X	V
	12~17	Reserved	-	-	-	-
	18	Reserved[15:2], SyncOk [1:0]	R	-	X	X
	19	Port Link Status Register 0 (Port 0, 1)	R	0	X	X
	1A	Port Link Status Register 1 (Port 2, 3)	R	0	X	X
	1B	Port Link Status Register 2 (Port 4, 5)	R	0	X	X
	1C	Port Link Status Register 3 (Port 6, 7)	R	0	X	X
	1D	Port Link Status Register 4 (Port 8, 9)	R	0	X	X
	1E	Port Link Status Register 5 (Port 10, 11)	R	0	X	X
	1F	Port Link Status Register 6 (Port 12, 13)	R	0	X	X
	20	Port Link Status Register 7 (Port 14, 15)	R	0	X	X
	21~28	Reserved	-	-	1	-



10.8. MIB Counter Register

Table 35. MIB Counter Register

Register Base Address	Offset	Description	RW	Default	Pin	EE
0x0700	0	Port MIB Counter Object Selection Register 0 (Port 0, 1)	RW	0555	X	X
	1	Port MIB Counter Object Selection Register 1 (Port 2, 3)	RW	0555	X	X
	2	Port MIB Counter Object Selection Register 2 (Port 4, 5)	RW	0555	X	X
	3	Port MIB Counter Object Selection Register 3 (Port 6, 7)	RW	0555	X	X
	4	Port MIB Counter Object Selection Register 4 (Port 8, 9)	RW	0555	X	X
	5	Port MIB Counter Object Selection Register 5 (Port 10, 11)	RW	0555	X	X
	6	Port MIB Counter Object Selection Register 6 (Port 12, 13)	RW	0555	X	X
	7	Port MIB Counter Object Selection Register 7 (Port 14, 15)	RW	0555	X	X
	8~C	Reserved	-	-	-	-

10.8.1. Port MIB Counter 1 Register (RX Counter) (32-bits)

Table 36. Port MIB Counter 1 Register (RX Counter) (32-bits)

Register Base Address	Offset	Description	RW	Default	Pin	EE
0x0700	D	Port 0 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	Е	Port 1 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	F	Port 2 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	10	Port 3 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	11	Port 4 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	12	Port 5 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	13	Port 6 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	14	Port 7 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	15	Port 8 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	16	Port 9 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	17	Port 10 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	18	Port 11 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	19	Port 12 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	1A	Port 13 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	1B	Port 14 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	1C	Port 15 MIB Counter 1 Register (RX Counter) (32-bits)	R	0	X	X
	1D	Reserved	-	-	-	-
	1E	Reserved	-	-	-	-
	1F	Reserved	-	-	ı	-
	20~26	Reserved	-	-	-	-



10.8.2. Port MIB Counter 2 Register (TX Counter) (32-bits)

Table 37. Port MIB Counter 2 Register (TX Counter) (32-bits)

Register Base Address	Offset	Description	RW	Default	Pin	EE
0x0700	27	Port 0 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	28	Port 1 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	29	Port 2 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	2A	Port 3 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	2B	Port 4 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	2C	Port 5 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	2D	Port 6 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	2E	Port 7 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	2F	Port 8 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	30	Port 9 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	31	Port 10 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	32	Port 11 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	33	Port 12 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	34	Port 13 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	35	Port 14 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	36	Port 15 MIB Counter 2 Register (TX Counter) (32-bits)	R	0	X	X
	37	Reserved	-	-	-	-
	38	Reserved	-	-	-	-
	39	Reserved	-	-	-	-
	3A	Reserved	=.	-	-	-
	3B	Reserved	-	-	-	-
	3C	Reserved	-	-	-	-
	3D	Reserved	-	-	-	-
	3E	Reserved	-	-	-	-
	3F	Reserved	-	-	-	-
	40	Reserved	-	-	-	-



10.8.3. Port MIB Counter 3 Register (Diagnostic Counter) (32-bits)

Table 38. Port MIB Counter 3 Register (Diagnostic Counter) (32-bits)

Register Base Address	Offset	Description Description	RW	Default	Pin	EE
0x0700	41	Port 0 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	42	Port 1 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	43	Port 2 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	44	Port 3 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	45	Port 4 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	46	Port 5 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	47	Port 6 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	48	Port 7 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	49	Port 8 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	4A	Port 9 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	4B	Port 10 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	4C	Port 11 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	4D	Port 12 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	4E	Port 13 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	4F	Port 14 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	50	Port 15 MIB Counter 3 Register (Diagnostic Counter) (32-bits)	R	0	X	X
	51	Reserved	-	-	-	-
	52	Reserved	-	-	-	-
	53	Reserved	-	-	-	-
	54	Reserved	-	-	-	-
	55	Reserved	-	-	-	-
	56	Reserved	-	-	-	-
	57	Reserved	-	-	-	-
	58	Reserved	-	-	-	-
	59	Reserved	-	-	-	-
	5A	Reserved	-	-	-	-

10.9. System Parameter Register (Reserved)

Table 39. System Parameter Register (Reserved)

Register Base Address	Offset	Description	RW	Default	Pin	EE
0xFFFF	-	System Parameter Register (Reserved).	RW	0	V	V



11. Internal Register Settings

Register Symbols:

R: Read LL: Latch Low until cleared

W: Write LH: Latch High until cleared

RW: Read/Write SC: Self Clearing

(W: EEPROM. Permit writing by EEPROM) RC: Read to Clear

11.1. System Configuration Register

11.1.1. 0x0000H: System Reset Control Register

Table 40. 0x0000H: System Reset Control Register

Bits	Name	Description	RW	Default
0	SRST	Soft Reset.	W/SC	0
		A soft reset will reset the system similar to a power on reset except that		
		the user configuration will not be cleared:		
		1. The MAC table and VLAN table data are kept.		
		2. All current user configured internal register values are kept.		
		3. The EEPROM download is not done again.		
		4. The system restarts the auto-negotiation process.		
		0: Normal (Default)		
		1: Soft reset		
1	HRST	Hardware Reset.	W/SC	0
		Resets the system to the power on initial state:		
		1. Downloads configuration from strap pin and EEPROM.		
		2. Starts internal Memory self test.		
		3. Clears all the MAC, VLAN tables.		
		4. Resets all registers to default values.		
		5. Restarts auto-negotiation.		
		0: Normal (Default)		
		1: Hardware reset		
15.2	Dagamyad			
15:2	Reserved	Reserved	-	-



11.1.2. 0x0001H: Switch Parameter Register

Note: The Write operation is reserved for IC testing mode. Do NOT write this register.

Table 41. 0x0001H: Switch Parameter Register

		Table 41. 0x0001H. Switch Parameter Register		
Bits	Name	Description	RW	Default
1:0	MaxPktLen[1:0]	System Valid Max Packet Length.	RW	00
		The minimum packet length is 64 bytes. The maximum		HW pin
		packet length is controlled by MaxPktLen[1:0]:		MaxPktLen
		00: 1536 bytes (Default)		
		01: 1552 byte		
		1x: Reserved.		
2	TXIPG_Comp	Transmit IPG Compensation.	RW	0
		Used to compensate the oscillator frequency or incoming packet Inter-Packet Gap (IPG) tolerance.		
		0: Give +65 ppm TXIPG compensation (Default)		
		1: Give +90 ppm TXIPG compensation		
3	MaxPauseCnt	Max Pause Count for Congestion Control.	RW	0
		0: Supports a maximum of 128 Pause frames during		HW pin
		congestion control (Default)		MaxPauseCnt
		1: Continue Pause mode. Do not limit the Pause frame		
		count during congestion control.		
4	DisBKP48One	Disable Back Pressure 48 Pass One Algorithm.	RW	0
		When the 48One algorithm is enabled, the switch will pass		HW pin
	(EnBKP48One)	one incoming packet after every 48 collisions.		EnBKP48One
		0: Enable 48 Pass One algorithm (Default)		
		1: Disable 48 Pass One algorithm		
6:5	Reserved	Internal Test Bit.	-	-
7	DisCRSBKPMode	Disable Carrier Based Back Pressure Mode.	RW	1
		Half duplex back pressure algorithm selection.		HW pin
	$(\overline{\text{EnCOLBKPMode}})$	0: Select Collision-based back pressure mode		EnCOLBKPmode
		1: Select Carrier-based back pressure mode (Default)		
15:8	Reserved	Internal Test Bit.	-	-

11.1.3. 0x0002H: EEPROM Check ID

Table 42. 0x0002H: EEPROM Check ID

Bits	Name	Description	RW	Default
5:0	Reserved	Reserved Bits.	-	-
	(EEPROM Check ID)	Used for EEPROM existence checking.		
		Keep the value at 000000.		
15:6	Reserved	Internal Test Bit.	-	-



11.1.4. 0x0004H: General Purpose User Defined I/O Data Register

Table 43. 0x0004H: General Purpose User Defined I/O Data Register

Bits	Name	Description	RW	Default
1:0	LED MODE	00: Scan LED	RW	01
		01: Single-color serial (default)		HW pin
		10: Bi-color serial		P9TXD
		11: Reserved		P8TXD
15:2	Reserved	Reserved	-	-

11.1.5. 0x0005H: LED Display Configuration

Table 44. 0x0005H: LED Display Configuration

Bits	Name	Description		RW	Default
2:0	StatLED0_mode[2:0]	Mode Selection for State LED0).	RW	000
		This state LED mode selection type of the State LED0. The State follows:	<u> </u>		
		000: Link/Act (Default)	001: 100Spd		
		010: Duplex/Col	011: Link/Act/100Spd		
		100: Duplex	101: Act		
		110: Link	111: Col		
5:3	StatLED1_mode[2:0]	Mode Selection for State LED1		RW	001
		000: Link/Act	001: 100Spd (Default)		
		010: Duplex/Col	011: Link/Act/100Spd		
		100: Duplex	101: Act		
		110: Link	111: Col		
8:6	StatLED2_mode[2:0]	Mode Selection for State LED2		RW	010
		000: Link/Act	001: 100Spd		
		010: Duplex/Col (Default)	011: Link/Act/100Spd		
		100: Duplex	101: Act		
		110: Link	111: Col		
12:9	EnLED[3:0]	State LED 0, 1, 2 and Diagnost Control.	ic LED Enable/Disable	RW	0111
		EnLED[3:0] controls enabling/o StatLED2, StatLED1, StatLED0			
		0: Disable			
		1: Enable			
		If an LED is disabled, the corre masked.	sponding serial clock will be		
14:13	Diagnostic mode	-		RW	00
15	Reserved	Reserved		-	-



11.2. System Status Register

11.2.1. 0x0100H: Board Trapping Status Register

Table 45. 0x0100H: Board Trapping Status Register

Bits	Name	Description	RW	Default
0	EEPROM_detect_	EEPROM Existence Status.	R	0
	status	0: Exists (Default)		
		1: Does not Exist		
15:2	Reserved	Reserved	-	ı

11.2.2. 0x0101H: Loop Event Detect Status Register (32-Bit Register)

Table 46. 0x0101H: Loop Event Detect Status Register (32-Bit Register)

Bits	Name	Description	RW	Default
15:0	LoopDetPort[15:0]	Network Loop Event Detect Port Status.	R	0
		If the loop detect function is enabled, the corresponding bit of LoopDetPort[15:0] will be set whenever a loop event is detected on the corresponding switch port. The set bit is cleared only when the loop event has disappeared on that port.		
		When the loop detect function is enabled, the switch will periodically transmit one loop detect diagnostic frame. The normal interval time is approx. five minutes. When a loop event is detected, the interval time will be changed to fast mode. In fast mode the interval time is about 1 second in order to accelerate detection and diagnostic. The loop event will be reported in this Loop Detect Status Register. 0: No Loop detected on this port (Default) 1: Loop detected on this port		
31:16	Reserved	Reserved	-	-

11.2.3. 0x0102H: System Fault Indication Register

Table 47. 0x0102H: System Fault Indication Register

Bits	Name	Description	RW	Default
0	Reserved	Reserved	-	-
1	TrunkFault	Trunk Fault Event Flag.	R	0
		The flag indicates that there is a trunk port member link down. The trunk will still continue to operate due to the trunk auto fault recovery algorithm. 0: No trunk fault detected (Default) 1: Trunk fault detected		



Bits	Name	Description	RW	Default
2	LoopFault	Network Loop Fault Indication.	R	0
		When the Loop Fault indication is set, a loop detected port will be reported on the Loop Detect Port Register.		
		0: Network Loop not detected (Default)		
		1: Network Loop detected		
5:3	Reserved	Reserved	-	-
11:6	FaultTkGroup[3:0]	The Fault Trunk Group Indicator.	R	000000
		Indicates a Link Fault in the trunk group.		
		A physical link failure of an enabled trunk group will cause the corresponding bit to be set in the FaultTkGroup[5:0]. This is a real time fault status report.		
		Even though the Trunk Group's fault occurred and the fault bit is set, the corresponding trunk can still work properly as fault recovery will be auto applied.		
		FaultTkGroup[0] indicator for Trunk 1: (port 0, 1, 2, 3)		
		FaultTkGroup[1] indicator for Trunk 2: (port 4, 5, 6, 7)		
		FaultTkGroup[2] indicator for Trunk 3: (port 8, 9, 10, 11)		
		FaultTkGroup[3] indicator for Trunk 4: (port 12, 13, 14, 15)		
		0: Trunk OK		
		1: Trunk Fault detected		
15:12	Reserved	Reserved	-	-

11.3. Management Configuration Register

11.3.1. 0x0200H: Realtek Protocol Control Register

Table 48. 0x0200H: Realtek Protocol Control Register

Bits	Name	Description	RW	Default
0	Reserved	Reserved	RW	1
1	DisREcho	Disable Realtek Remote Echo Protocol.	RW	0
		0: Enable REcho protocol (Default)		
		1: Disable REcho protocol		
2	EnLoopDet	Enable Loop Detect Function.	RW	0
		When enabled, the loop detect status will be reported in register 0x0101 (Loop Detect Status Register).		
		0: Disable (Default)		
		1: Enable		
15:3	Reserved	Reserved	-	-



11.3.2. 0x0203H: Switch MAC ID Register 0

Table 49. 0x0203H: Switch MAC ID Register 0

Bits	Name	Description	RW	Default
15:0	MACID[15:0]	Switch Physical MAC Address bit[15:0].	R	0
		E.g., For the 48-bit MAC address '52-54-4C-01-02-03', then MACID[15:0]=54-52.	(W: EEPROM)	

11.3.3. 0x0204H: Switch MAC ID Register 1

Table 50. 0x0204H: Switch MAC ID Register 1

Bits	Name	Description	RW	Default
15:0	MACID[31:16]	Switch Physical MAC Address bit[31:16]	R	0
		E.g., For the 48-bit MAC address '52-54-4C-01-02-03', then MACID[15:0]=54-52.	(W: EEPROM)	

11.3.4. 0x0205H: Switch MAC ID Register 2

Table 51. 0x0205H: Switch MAC ID Register 2

Bits	Name	Description	RW	Default
15:0	MACID[47:32]	Switch Physical MAC Address bit[47:32].	R	0
		E.g., For the 48-bit MAC address '52-54-4C-01-02-03',	(W: EEPROM)	
		then MACID[15:0]=54-52.		

11.3.5. 0x0206H: Chip Model ID

Table 52. 0x0206H: Chip Model ID

Bits	Name	Description	RW	Default
7:0	ChipID[7:0]	Chip ID.	R	0
		Identifies the chip version for programmer version control.	(W: EEPROM)	
15:8	Reserved	Reserved	-	-

11.4. 0x0207H: System Vender ID Register 0

Table 53. 0x0207H: System Vender ID Register 0

Bits	Name	Description	RW	Default
15:0	VenderID[15:0]	System Vender Identity Stream [15:0].	R	0
		Used for the system vender to fill a code or name stream	(W: EEPROM)	
		for switch device model number or vender name		
		identification.		



11.5. 0x0208H: System Vender ID Register 1

Table 54. 0x0208H: System Vender ID Register 1

Bits	Name	Description	RW	Default
15:0	VenderID[31:16]	System Vender Identity Stream [31:16].	R	0
		Used for system vender to fill a code or name stream for switch device model number or vender name identification.	(W: EEPROM)	

11.6. 0x020AH: Port 0, 1 Bandwidth Control Register

Table 55. 0x020AH: Port 0, 1 Bandwidth Control Register

Bits	Name	Description		RW	Default
3:0	P0RXRate[3:0]	Port 0 RX Bandwidth Control.		RW	0000
		Configures the maximum output bandwidth of the port.			
		Bit 3 is a reserved bit.			
		Bit[2:0] controls the maximum RX rate	e of the port.		
		000: Disables rate control (Default)	001: 128Kbps		
		010: 256Kbps	011: 512Kbps		
		100: 1Mbps	101: 2Mbps		
		110: 4Mbps	111: 8Mbps		
7:4	P0TXRate[3:0]	Port 0 TX Bandwidth Control.		RW	0000
		Configures the maximum input bandwi	idth of the port.		
		Bit 3 is a reserved bit.			
		Bit[2:0] controls the maximum TX rate	e of the port.		
		000: Disables rate control (Default)	001: 128Kbps		
		010: 256Kbps	011: 512Kbps		
		100: 1Mbps	101: 2Mbps		
		110: 4Mbps	111: 8Mbps		
11:8	P1RXRate[3:0]	Port 1 RX Bandwidth Control.		RW	0000
		Configures the maximum output bandwidth of the port.			
			Bit 3 is a reserved bit.		
		Bit[2:0] controls the maximum RX rate			
		000: Disables rate control (Default)	001: 128Kbps		
		010: 256Kbps	011: 512Kbps		
		100: 1Mbps	101: 2Mbps		
		110: 4Mbps	111: 8Mbps		
15:12	P1TXRate[3:0]	Port 1 TX Bandwidth Control.		RW	0000
		Configures the maximum input bandwi			
		Bit 3 is a reserved bit.			
		Bit[2:0] controls the maximum TX rate of the port.			
		000: Disables rate control (Default)	001: 128Kbps		
		010: 256Kbps	011: 512Kbps		
		100: 1Mbps	101: 2Mbps		
		110: 4Mbps	111: 8Mbps		



11.6.1. 0x020BH~0x0211H: Port 2~15 Bandwidth Control Register

Refer to Table 55, for Configuration description of n: $1 \sim 7$.

Table 56. 0x020BH~0x0215H: Port 2~15 Bandwidth Control Register

Bits	Name	Description	RW	Default
3:0	P2nRXRate[3:0]	Port 2n RX Bandwidth Control.	RW	0000
7:4	P2nTXRate[3:0]	Port 2n TX Bandwidth Control.	RW	0000
11:8	P2n+1RXRate[3:0]	Port 2n+1 RX Bandwidth Control.	RW	0000
15:12	P2n+1TXRate[3:0]	Port 2n+1 TX Bandwidth Control.	RW	0000

11.7. 0x0217H~0x0218: EEPROM RW Control Register

11.7.1. 0x0217H: EEPROM RW Command Register

Table 57. 0x0217H: EEPROM RW Command Register

Table 01. 0x021711. ELi Rolli Riv Odiffinana Register					
Bits	Name	Description	RW	Default	
7:0	EEPROM address	Assigns EEPROM Address Bits.	RW	0	
10:8	CHIP_SEL[2:0]]	Assigns Chip Selection Bits.	RW	0	
11	Read/Write Operation	0: Write Operation	RW	0	
		1: Read Operation			
12	Status	0: Idle	RW	0	
		1: Busy			
13	Operation Success status	0: Operation Succeeded	RW	0	
		1: Operation Failed			
		(Read to clear)			
15:14	Reserved	Reserved	-	-	

11.7.2. 0x0218H: EEPROM RW Data Register

Table 58. 0x0218H: EEPROM RW Data Register

Bits	Name	Description	RW	Default
7:0	WdataEE[7:0]	Data to be Written to EEPROM.	RW	0
15:8	RdataEE[15:8]	Data Read from EEPROM.	R	0



11.8. 0x0219H~0x021EH: Port Mirror Control Register

11.8.1. 0x0219H: Port Mirror Control Register 0 for P15-P0

Table 59. Port Mirror Control Register for P15-P0

Bits	Name	Description	RW	Default
15:0	EnPortMirror(0)[15:0]	Enables the Port-Based Mirror Function.	RW	0
		Bit n corresponds to port n.		
		Write '1' to enable a port's mirror function.		

11.8.2. 0x021BH: RX Mirror Port Register 0 for P15-P0

Table 60. RX Mirror Port Register 0 for P15-P0

Bits	Name	Description	RW	Default
15:0	Mirror_RX(0)[15:0]	Bit N Corresponds to Port N.	RW	0
		Write '1' to duplicate port n RX data to mirrored port.		

11.8.3. 0x021DH: TX Mirror Port Register 0 for P15-P0

Table 61. TX Mirror Port Register 0 for P15-P0

Bits	Name	Description	RW	Default
15:0	Mirror_TX(0)[15:0]	Bit N Corresponds to Port N.	RW	0
		Write '1' to duplicate port n TX data to mirrored port.		

11.9. Address Lookup Table (ALT) Control Register

11.9.1. 0x0300H: ALT Configuration Register

Table 62. 0x0300H: ALT Configuration Register

Bits	Name	Description	RW	Default
0	DisMacAging	Global Disable MAC Table Aging Function.		0
		0: Enable Aging function (Default)		
		1: Disable Aging function		
1	EnFastAgeTime	Enable Fast Aging Time Mode.	RW	0
		0: Disable Fast Aging time; Aging set to 300 seconds (Default)		
		1: Enable Fast Aging time; Aging set to 12 seconds		
2	EnCtrlFFilter	Global Enable 802.1D Specified Reserved Control Frame Filtering.	RW	0
		When network control packets are received with a destination MAC		HW pin.
		address as the group MAC address: (01-80-C2-00-00-04 ~ 01-80-C2-		EnCtrlFFilter
		00-00-0F), the switch will drop the packets if the bit EnCtrlFilter=1.		
		Otherwise (EnCtrlFilter=0) they will be flooded.		
		1: Enable Filtering 0: Disable Filtering (Default)		
3	EnDropUknDA	Internal Test Bit.	RW	0
15:4	Reserved	Reserved	-	_



11.9.2. 0x0301H: Address Learning Control Register 0

Table 63. 0x0301H: Address Learning Control Register 0

Bits	Name	Description	RW	Default
15:0	DisMacLearn[15:0]	Per-Port Disable Mac Address Learning Function (Ports 0~15).	RW	0
		DisMacLearn[15:0] control port[15:0].		
		The Layer 2 MAC address learning function can be per-port		
		disabled for security management purposes.		
		Generally this register is used with the ALT Configuration		
		Register (0x0300) bits 'DisMacAging'.		
		0: Enable learning (Default) 1: Disable learning		

11.9.3. 0x0307H: Port Trunking Configuration Register

Table 64. 0x0307H: Port Trunking Configuration Register

Bits	Name	Description	RW	Default
0	Reserved	Reserved	-	-
4:1	EnTrunk[3:0]	Trunk Group Enable/Disable Control.	RW	0x00
		Enables trunk groups.		
		EnTrunk[0] control for Trunk 1: (port 0, 1, 2, 3).		
		EnTrunk[1] control for Trunk 2: (port 4, 5, 6, 7).		
		EnTrunk[2] control for Trunk 3: (port 8, 9, 10, 11).		
		EnTrunk[3] control for Trunk 4: (port 12, 13, 14, 15).		
		0: Disable Trunking (Default) 1: Enable Trunking		
15:7	Reserved	Reserved	-	-

11.9.4. 0x0308H: IGMP Snooping Control Register

Table 65. 0x0308H: IGMP Snooping Control Register

Bits	Name	Description	RW	Default
0	EnIGMPsnooping	Enable IGMP Snooping.	RW	0
		The switch controller features an ASIC-based auto IGMP v1 snooping function. No software support is required.		
		When enabled, the switch can automatically snoop IGMP packets and build up an IP multicast address table.		
		The discovered IP multicast Router port will be indicated in the 'IP Multicast Router Port Discovery Register'.		
		0: Disable IGMP snooping (Default) 1: Enable IGMP snooping		
15:1	Reserved	Reserved	-	-



11.9.5. 0x0309H: IP Multicast Router Port Discovery Register (32 bits)

Table 66. 0x0309H: IP Multicast Router Port Discovery Register (32 bits)

Bits	Name	Description	RW	Default
23:0	IPMRouterDISC[23:0]	IP Multicast Router Ports Discovery Result.	R	0
		This is a bit map that indicates which port is an IP Multicast Router port. IPMRouterDISC[23:0] maps to port $15 \sim 0$		
		0: Normal port (Default)		
		1: IP multicast Router port		
31:24	Reserved	Reserved	-	-

11.9.6. 0x030BH: VLAN Control Register

Table 67. 0x030BH: VLAN Control Register

Bits	Name	Description	RW	Default
0	EnHomeVlan	Enable VLAN Function.	RW	0
		When the VLAN function is enabled, the power on default		HW pin.
		VLAN topology is 16 Home VLANs for non-EEPROM		EnHomeVLAN
		environments. The VLAN topology can be configured by the Port VLAN Configuration Register.		
		0: Disable VLAN (Default)		
		1: Enable VLAN		
1	EnUCleaky	Unicast Packet Inter-VLAN Leaky Control.	RW	0
	,	Enables inter-VLAN communication for unicast forwarding		
		packets.		
		Normally, inter-VLAN packet switching is not valid. The		
		RTL8316C supports a control bit to enable inter-VLAN		
		communication in the switch without an external router.		
		0: Disable (Default) 1: Enable		
2	EnARPleaky	ARP broadcast Packet Inter-VLAN Leaky Control.	RW	0
	Em Her leaky	Enables inter-VLAN communication for ARP broadcast	1011	O .
		packet forwarding.		
		0: Disable (Default)		
		1: Enable		
3	EnIPMleaky	IP Multicast Packet Inter-VLAN Leaky Control.	RW	0
		Enables inter-VLAN communication for IP multicast packet		
		forwarding.		
		0: Disable (Default)		
		1: Enable		
4	En8021Qaware	Enable 802.1Q VLAN Tag Aware.	RW	0
		If 802.1Q VLAN aware, the switch supports the ability to identify the VLAN ID from the VLAN tag. Reset to force the		
		switch to ignore the VLAN tag header and classify the		
		VLAN only by the PVID.		
		0: Disable 802.1Q VLAN aware (Default)		
		1: Enable 802.1Q VLAN aware		



Bits	Name	Description	RW	Default
5	EnIR_TagAdmit	Ingress Rule for Acceptable Frame Types Control.	RW	0
		If this parameter is set to 'Admit only VLAN-Tagged Frames', any frames received on that port that carry no VID (i.e., Untagged Frames or Priority-Tagged Frames) are discarded.		
		If this parameter is set to 'Admit all Frames', all incoming Priority-Tagged and Untagged Frames are associated with a VLAN by the ingress rule on the receiving port.		
		0: Admit all Frames (Default)		
		1: Admit only VLAN-Tagged Frames		
6	EnIR_MembSet	Ingress Rule for Ingress Filtering control.	RW	0
		If the Enable Ingress Filtering parameter 'EnIR_MembSet' is set, then all frames received on a port whose VLAN classification does not include that port in its member set shall be discarded.		
		0: Disable ingress member set Filtering (Default)		
		1: Enable ingress member set filtering		
15:7	Reserved	Reserved	-	-

11.9.7. 0x030C~0x0313H: Port VLAN ID Assignment Index Register 0~7

For Port(2n), and Port(2n+1) the register is defined as follows: where n=0, 1, 2, ... 6, 7 (Addr: 0x030CH + n).

Table 68. 0x030C~0x0317H: Port VLAN ID Assignment Index Register 0~7

Bits	Name	Description	RW	Default
7:0	P(2n)_VIDIndex[7:0]	Port(2n) VID Assignment Index.	RW	n
		Bit[4:0]: Port VID assignment index. Use the index value as the offset to map to the VLAN configuration table to get a 12-bit Port VLAN ID.		
		Bit[7:5]: Reserved		
15:8	P(2n+1)_VIDIndex[7:0]	Port(2n+1) VID Assignment Index.	RW	2n+1
		Bit[4:0]: Port VID assignment index. Use the index value as the offset to map to the VLAN configuration table to get a 12-bit Port VLAN ID.		
		Bit[7:5]: Reserved		



11.9.8. 0x0319~0x031AH: VLAN Output Port Priority-Tagging Control Register 0, 1

For Port(8n), Port(8n+1), ~ Port(8n+7) the register is defined as follows: n=0, 1

Table 69. 0x0319~0x031AH: VLAN Output Port Priority-Tagging Control Register 0, 1

Bits	Name	Description	RW	Default
1:0	P(8n)_PriTagCtl[1:0]	Port(8n) VLAN Output Priority Tag/Untag Control.	RW	11
		00: Remove the VLAN tag from a tagged frame		
		01: Insert priority tag into an untagged high-priority frame		
		(set priority field: 7, VID field: 0 for high priority frame)		
		10: Insert priority tag into all untagged frames.		
		(Set priority field: 7, VID field: 0 for high priority frame;		
		set priority field: 0, VID field: 0 for low priority frame)		
		11: Do not touch (Do not modify the packet) (Default)		
3:2	P(8n+1)_PriTagCtl[1:0]	Port(8n+1) VLAN Output Priority Tag/Untag Control.	RW	11
5:4	P(8n+2)_PriTagCtl[1:0]	Port(8n+2) VLAN Output Priority Tag/Untag Control.	RW	11
7:6	P(8n+3)_PriTagCtl[1:0]	Port(8n+3) VLAN Output Priority Tag/Untag Control.	RW	11
9:8	P(8n+4)_PriTagCtl[1:0]	Port(8n+4) VLAN Output Priority Tag/Untag Control.	RW	11
11:10	P(8n+5)_PriTagCtl[1:0]	Port(8n+5) VLAN Output Priority Tag/Untag Control.	RW	11
13:12	P(8n+6)_PriTagCtl[1:0]	Port(8n+6) VLAN Output Priority Tag/Untag Control.	RW	11
15:14	P(8n+7)_PriTagCtl[1:0]	Port(8n+7) VLAN Output Priority Tag/Untag Control.	RW	11



11.10. 0x031D~0x037CH: VLAN Table Configuration Register

Each VLAN configuration entry requires three 16-bit registers. There are 32 VLAN configuration entries in the VLAN table. The VLAN configuration entry is combined with three registers: VLAN Entry Configuration 0, 1, 2. For VLAN m, its format is defined as follows: m=0, 1, 2, 31.

11.10.1. Register VLAN(m) Entry Configuration 0

(Addr: (0x031DH+3m))

Table 70. Register VLAN(m)_Entry_Configuration_0 (Addr: (0x031DH+3m))

Bits	Name	Description	RW	Default
15:0	VLAN(m)_PM[15:0]	VLAN (entry m) Port Member, 24-bit Map (bit 0~15).	RW	-
		Bit value 0: Port is not a member of the VLAN		
		Bit value 1: Port is a member of the VLAN		

11.10.2. Register VLAN(m)_Entry_Configuration_2

(Addr: (0x031DH+3m+2))

Table 71. Register VLAN(m)_Entry_Configuration_2 (Addr: (0x031DH+3m+2))

Bits	Name	Description	RW	Default
11:0	VLAN(m)_VID[11:0]	VLAN(m) VID[11:0] Bit 11~0.	RW	0
		Each VLAN must be assigned a 12-bit VID.		
15:12	Reserved	Reserved	-	1

11.11. 0x037D: Insert Per-Port VID (PVID) Enabling Register 0

Table 72. Insert Per-Port VID (PVID) Enabling Register 0

Bits	Name	Description	RW	Default
15:0	InsPVID_0[15:0]	Enables Per-Port Insert PVID Function (P15-P0).	RW	0
		0: Disable (default) 1: Enable		



11.12. QoS Configuration Register

11.12.1. 0x0400H: QoS Control Register

Table 73. 0x0400H: QoS Control Register

Bits	Name	Description	RW	Default
0	EnDSPri	Enable TCP/IP TOS/DS (DiffServ) Based Priority QoS.	RW	0
		0: Disabled (Default)		
		1: Enabled		
		When enabled, the priority definition is defined as follows:		
		High Priority: If TOS/DS[0:5]:		
		(EF) '101110';		
		(AF) '001010', '010010',		
		'011010', '100010';		
		(Network Control) '11x000'		
		Low Priority: TOS/DS = Other codepoint values		
		Note 1: The DS[0:5] bit location is equal to the mapping of TOS[0:5] ={precedence[2:0], Delay, Throughput, Reliability}.		
		Note 2: DS=Differentiated Services, EF= Expected Forwarding, AF= Assured Forwarding.		
1	En8021pPri	Enable 802.1p VLAN Tag Based Priority QoS Function.	RW	0
		0: Disable (Default) 1: Enable		
2	EnFCAutoOff	Enable Flow Control Ability Auto Turn Off for QoS.	RW	0
		Enabled: Enables auto turn off of a port's queue flow control ability for 1~2 seconds whenever the port receives a high priority frame. The flow control ability of this port is re-enabled when no high priority frames are received at this port during a 1~2 second period.		
		Disabled: When EnFCAutoOff is disabled, the flow control ability of this port for any packet will be enabled as it was set.		
		0: Disabled (Default) 1: Enabled		
4:3	QWEIGHT[1:0]	Weighted Round Robin Ratio Setting of Priority Queue.	RW	00
		The frame service rate of High-pri queue to Low-pri queue is:		
		00: 4:1 (Default) 01: 8:1		
		10: 16:1 11: High priority queue first always		
15:5	Reserved	Reserved	-	-



11.12.2. 0x0401: Port Priority Configuration Register 0

Table 74. 0x0401: Port Priority Configuration Register 0

Bits	Name	Description	RW	Default
15:0	PortPriCfg[15:0]	Port-based Priority Setting (Port0 ~ Port15).	RW	0
		Sets the priority QoS based on the physical port.		
		If a port is set as a high priority port, all packets received from that port will be treated as high priority packets.		
		Bit value 1: Sets that port as a high priority port		
		Bit value 0: Sets that port as a low priority port		

Note: Ports $0\sim15$ map to bits $0\sim15$.

11.13. PHYAccess Control Register

11.13.1. 0x0500H: PHY Access Control Register

Table 75. 0x0500H: PHY Access Control Register

Table 73. 0x030011. FTTT Access Control Register							
Bits	Name	Description	RW	Default			
4:0	REG_addr	PHY Register Address Setting for the PHY Access Command.	RW	0			
9:5	PHY_ID[4:0]	PHY ID (PHY Address) Setting for the PHY Access Command.	RW	0			
		RTL8316C connected PHY ID is fixed as:					
		Fast Ethernet Port0 ~ 15. PHY ID: 16,17,, 30, 31.					
13:10	Reserved	Reserved	-	0			
14	PHY_RW	PHY Access Command.	RW	0			
		0: PHY Access Read command (Default)					
		1: PHY Access Write command					
15	PHYCmdExeSta	PHY Access Command Execution Status.	R	0			
		0: Idle (Default)					
		1: Busy					

11.13.2. 0x0501H: PHY Access Write Data Register

Table 76. 0x0501H: PHY Access Write Data Register

Bits	Name	Description	RW	Default
Dits	TVallic	Description	17.11	Delauit
15:0	PHY WD[15:0]	PHY Access Write Out Data (16 bits).	RW	0

11.13.3. 0x0502H: PHY Access Read Data Register

Table 77. 0x0502H: PHY Access Read Data Register

Bits	Name	Description	RW	Default
15:0	PHY_RD[15:0]	PHY Access Read In Data (16 bits).	R	0



11.14. Port Control Register

11.14.1. 0x0607H: Global Port Control Register

Table 78. 0x0607H: Global Port Control Register

Bits	Name	Description	RW	Default
0	DisFDFC	Disable Full Duplex Flow Control (802.3x PAUSE Ability).	RW	0
		This control bit will be applied to the switch only when a software		HW pin:
	(EnFDFC)	reset is sent to the switch.		EnFDFC
		This function can also be directly controlled by PHY register access		
		through the PHY Access Control Register		
		0: Enable 802.3x Pause ability (Default)		
	_	1: Disable 802.3x Pause ability		_
1	DisBKP	Globally Disable Half Duplex Back Pressure Flow Control Ability.	RW	0
		Set to globally disable the back pressure flow control ability of all		HW pin.
	(EnBKP)	ports.		EnBKP
		0: Enable back pressure flow control ability (Default)		
	D: D 0000	1: Disable back pressure flow control ability		
2	DisBCSFC	Disable Broadcast Packet Strict Flood Control.	RW	0
		This control function is used under 802.3x flow control mode.		HW pin.
		Strict flood mode will drop broadcast packets (DA: FF-FF-FF-FF-FF-FF-FF-FF-FF-FF-FF-FF-FF-		DisBCSFC
		FF-FF) if any destination port member is congested. Loose flood mode allows broadcast packets to be flooded to all non-congested		
		ports.		
		0: Enable Broadcast Packet Strict Flood (Strict flood mode)		
		(default)		
		1: Disable Broadcast Packet Strict Flood (Loose flood mode)		
3	DisIPMCFC	Disable IP Multicast Packet Strict Flood Control.	RW	0
		This control function is used under 802.3x flow control mode.		
		Strict flood mode will drop IP Multicast packets (DA: 01-00-5E-		
		XX-XX-XX) if any destination port member is congested. Loose		
		flood mode allows IP multicast packets to be flooded to all non-		
		congested ports.		
		0: Enable IP Multicast Packet Strict Flood (Strict flood mode) (default)		
		1: Disable IP Multicast Packet Strict Flood (Loose flood mode)		
4	DisBRDCTRL	Disable Broadcast Storm Filtering Control.	RW	1
7	DISDRICTRE	Set to disable the broadcast storm filtering control function.	17.44	HW pin:
	(EnBRDCTRL)	1: Disable Broadcast storm filtering control (Default)		EnBRDCTRL
	(EIIDKDCIKL)	0: Enable Broadcast storm filtering control		LIIDROCTRE
15:5	Reserved	Reserved	_	_
13.3	TCSCI v Cd	10001700		



11.14.2. 0x0608H: Port Disable Control Register 0

Table 79. 0x0608H: Port Disable Control Register 0

Bits	Name	Description	RW	Default
15:0	PortDisable[15:0]	Port Enable/Disable Control for Ports 0~15.	RW	0
		Bit value 0: Port enable		
		Bit value 1: Port disable		
		When disabled, the port will disable packet transmission and reception except for Realtek Remote Control Packets.		

Note: Ports $0\sim15$ map to bits $0\sim15$.

11.14.3. 0x060AH~0x0615. Port Property Configuration Registers 0 ~ 7

For Port(2n) and Port(2n+1) the Port Property is defined as follows: n = 0, 1, 2, ..., 7 (Addr: 0x060AH +n); where $n=0\sim7$ for Fast Ethernet ports.

Table 80. 0x060AH~0x0615. Port Property Configuration Register 0 ~ 7

Bits	Name	Description	RW	Default
7:0	P(2n)_Property[7:0]	Port(2n) Port Property Configuration.	RW	100M. 0xAF
		Bit [3:0]: Media Capability[3:0]= (100F, 100H, 10F, 10H).		
		Bit [5]: Pause ability (1: Enable).		
		Bit [6]: AsyPause ability (Asynchronous Pause) (1: Enable)		
		Bit [7]: Enable Auto Negotiation (1: Enable).		
15:8	P(2n+1)_Property[7:0]	Port(2n+1) Port Property Configuration.	RW	100M. 0xAF
		Bit [3:0]: Media Capability[3:0]=		
		{100F, 100H, 10F, 10H}.		
		Bit [5]: Pause ability (1: Enable).		
		Bit [6]: AsyPause ability (Asynchronous Pause) (1: Enable).		
		Bit [7]: Enable Auto Negotiation (1: Enable).		

Note: A configuration update of these registers requires a software reset (via write Reg. $0x0000 \ bit \ 0 = 1$) to force the configuration to be written to the PHY register and restart the auto-negotiation process.



11.14.4. $0x0619H\sim0x0624$. Port Link Status Register $0\sim7$

For Port(2n) and Port(2n+1) the Port Properties are defined as follows:

(n: 0,1,2,...., 7) (Addr: 0x0619H +n).

Table 81. 0x0619H~0x0625. Port Link Status Register 0 ~ 7

Name	Description	RW	Default
P(2n)_LinkStatus[7:0]	Port (2n) Port Link Status.	R	0
	Bit [1:0]: Link Speed[1:0]:		
	00: 10Mbps		
	01: 100Mbps		
	10: 1000Mbps		
	11: NA.		
	Bit [2]: Full Duplex:		
	0: Half duplex		
	1: Full duplex		
	Bit[3]: Reserved.		
	Rit [4]: Link Un:		
	1: Link up		
	-		
	Bit [5]: Flow Control (Back Pressure or 802.3x):		
	For ports 0~15 (Fast Ethernet ports). Defined as Pause ability.		
	In half duplex mode. Defined as back pressure ability.		
	1: Flow control enabled		
	Bit [6]: AsyPause Ability (Asymmetric Pause):		
	For ports 0~16 (Fast Ethernet ports) Do not Care.		
	Rit [7]: Enable Auto Negotiation (AN):		
	_ ` ` ` /		
		P(2n)_LinkStatus[7:0] Port (2n) Port Link Status. Bit [1:0]: Link Speed[1:0]: 00: 10Mbps 01: 100Mbps 10: 1000Mbps 11: NA. Bit [2]: Full Duplex: 0: Half duplex 1: Full duplex Bit[3]: Reserved. Bit [4]: Link Up: 0: Link down 1: Link up Bit [5]: Flow Control (Back Pressure or 802.3x): For ports 0~15 (Fast Ethernet ports). Defined as Pause ability. In half duplex mode. Defined as back pressure ability. 0: Flow control disabled 1: Flow control enabled Bit [6]: AsyPause Ability (Asymmetric Pause):	P(2n)_LinkStatus[7:0] Port (2n) Port Link Status. R Bit [1:0]: Link Speed[1:0]: 00: 10Mbps 01: 100Mbps 10: 1000Mbps 11: NA. Bit [2]: Full Duplex: 0: Half duplex 1: Full duplex Bit[3]: Reserved. Bit [4]: Link Up: 0: Link down 1: Link up Bit [5]: Flow Control (Back Pressure or 802.3x): For ports 0~15 (Fast Ethernet ports). Defined as Pause ability. In half duplex mode. Defined as back pressure ability. 0: Flow control disabled 1: Flow control enabled Bit [6]: AsyPause Ability (Asymmetric Pause): For ports 0~16 (Fast Ethernet ports) Do not Care. Bit [7]: Enable Auto Negotiation (AN): 0: Disable AN



Bits	Name	Description	RW	Default
15:8	P(2n+1)_LinkStatus[7:0]	Port(2n+1) Port Link Status.	R	0
		Bit [1:0]: Link Speed[1:0]:		
		00: 10Mbps		
		01: 100Mbps		
		10: 1000Mbps		
		11: NA.		
		Bit [2]: Full Duplex:		
		0: Half duplex		
		1: Full duplex		
		Bit[3]: Reserved.		
		Bit [4]: Link Up:		
		0: Link down		
		1: Link up		
		Bit [5]: Flow Control (Back Pressure or 802.3x):		
		For ports 0~15 (Fast Ethernet ports). Defined as Pause ability.		
		In half duplex mode. Defined as back pressure ability.		
		0: Flow control disabled		
		1: Flow control enabled		
		Bit [6]: AsyPause Ability (Asymmetric Pause):		
		For ports 0~15 (Fast Ethernet ports) Don't Care.		
		In half duplex mode. Don't Care.		
		0: Flow control disabled		
		1: Flow control enabled		
		Bit [7]: Enable Auto Negotiation (AN):		
		0: Disable AN		
		1: Enable AN		



12. MIB Counter Register

12.1. 0x0700H~0x0707H: Port MIB Counter Object Selection Register 0~7

For Port(2n), Port(2n+1), the Port MIB Counter Object Selection Register is defined as follows: (n = 0, 1, 2, ..., 7) (Addr=0x0700H +n).

Table 82. 0x0700H~0x0707H: Port MIB Counter Object Selection Register 0~7

Bits	Name	Description	RW	Default
1:0	P(2n)CNT1_MIBS [1:0]	Port(2n) Counter_1 MIB Object Selection.	RW	01
		P(2n)CNT_1_MIBS [1:0]		
		00: MIB object: RX byte count		
		01: MIB object: RX packet count (Default)		
		10: MIB object: CRC error packet count		
		11: MIB object: Collision packet count		
		RX byte count. This counter is incremented once for every data byte of a received and forwarded packet (includes both good and bad packets).		
		RX packet count. This counter is incremented once for every received and forwarded packet (includes both good and bad packets).		
3:2	P(2n)CNT2_MIBS [1:0]	Port(2n) Counter_2 MIB Object Selection.	RW	01
		P(2n)CNT_2_MIBS [1:0]		
		00: MIB object: TX byte count		
		01: MIB object: TX packet count (Default)		
		10: MIB object: CRC error packet count		
		11: MIB object: Collision packet count		
		TX byte count. This counter is incremented once for every data byte of a transmitted packet (includes both good and bad packets).		
		TX packet count. This counter is incremented once for every transmitted packet (includes both good and bad packets).		
5:4	P(2n)CNT3_MIBS [1:0]	Port(2n) Counter_3 MIB Object Selection	RW	01
		P(2n)CNT_3_MIBS [1:0]		
		00: MIB object: Drop byte count		
		01: MIB object: Drop packet count (Default)		
		10: MIB object: CRC error packet count		
		11: MIB object: Collision packet count		
		Drop packet count. This counter is incremented once for every drop of a received packet. Packet drop events could be due to		
		undersize, oversize, CRC error, lack of resources, local packet, point-to-point control packet (ex. Pause packet, LACP packet).		
		CRC error packet count. This counter is incremented once for every received packet with a valid length but with a CRC error.		
		Collision packet counter. This counter is incremented once for every collision event detected.		



Bits	Name	Description	RW	Default
7:6	P(2n+1)CNT1_MIBS [1:0]	Port(2n+1) Counter_1 MIB Object Selection.	RW	01
9:8	P(2n+1)CNT2_MIBS [1:0]	Port(2n+1) Counter_2 MIB Object Selection.	RW	01
11:10	P(2n+1)CNT3_MIBS [1:0]	Port(2n+1) Counter_3 MIB Object Selection.	RW	01

12.2. 0x070DH ~071CH: Port MIB Counter 1 Register (RX Counter) (32 bits)

The MIB counters are 32-bit counters. After power on reset, the counters are all reset to 0. A read access of the MIB counter will NOT reset the counter to 0. When a MIB counter MIB object is changed, then the counter will be reset to 0 and the count will restart.

The time before the next read of the same counter should not be longer than the counter's timeout. The timeout of the 32-bit MIB counter depends on the object type and the port speed, and is calculated as follows:

Packet counter timeout is calculated based on 64-byte packets, and byte counter timeout is calculated based on 1518 byte packets).

Table 83. MIB Counter Timeout

Port Speed	MIB Object Type	MIB Counter Timeout (Sec.)
100Mbps	Packet Count	28862
100Mbps	Byte Count	348
10Mbps	Packet Count	288621
Tolviops	Byte Count	3481

12.2.1. For Port(n) MIB Counter 1 Register (32-bit). n=0, 1, 2, ... 15 (Addr: 0x070DH+n)

Table 84. 0x070DH~071CH: Port MIB Counter 1 Register (RX Counter) (32 bits)

Bits	Name	Description	RW	Default
31:0	Port(n)_MIB_CNT_1[31:0]	Port(n) MIB Counter_1[31:0]	R	0

12.2.2. 0x0727~0736H: Port MIB Counter 2 Register (TX Counter) (32-bits)

For Port(n) MIB Counter 2 Register (32-bit): n = 0, 1, 2, ... 15 (Addr: 0x0727H+n).

Table 85. 0x0727~0736H: Port MIB Counter 2 Register (TX Counter) (32 bits)

Bits	Name	Description	RW	Default
31:0	Port(n)_MIB_CNT_2[31:0]	Port(n) MIB Counter_2[31:0]	R	0



12.2.3. 0x0741~0750H: Port MIB Counter 3 Register (Diagnostic Counter) (32-bits)

For Port(n) MIB Counter 3 Register (32-bit): n = 0, 1, 2, ... 15 (Addr: 0x0741H+n).

Table 86. 0x0741~0750H: Port MIB Counter 3 Register (Diagnostic Counter) (32 bits)

Bits	Name	Description	RW	Default
31:0	Port(n)_MIB_CNT_3[31:0]	Port(n) MIB Counter_3[31:0]	R	0

13. Characteristics

13.1. Absolute Maximum Ratings

WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device or which may affect device reliability. All voltages are specified reference to GND unless otherwise specified.

Table 87. Absolute Maximum Ratings

Parameter	Min	Max	Units
Storage Temperature	-10	+125	°C
DVDD, RVDD, AVDD Supply Referenced to GND	GND-0.3	+3.63	V
VDD Supply Reference to GND	GND-0.3	+1.98	V
Digital Input Voltage	GND-0.3	DVDD+0.3	V

13.2. Operating Range

Table 88. Operating Range at 3.3V

Parameter	Min	Max	Units					
Ambient Operating Temperature	0	70	°C					
3.3V Vcc Supply Voltage Range (RVDD, DVDD)	3.15	3.45	V					
1.8V Vcc Supply Voltage Range (VDD)	1.71	1.89	V					

Table 89. Operating Range at 2.5V

Parameter	Min	Max	Units
Ambient Operating Temperature	0	70	°C
2.5V Vcc Supply Voltage Range (RVDD, DVDD)	2.375	2.625	V
1.8V Vcc Supply Voltage Range (VDD)	1.71	1.89	V



13.3. DC Characteristics

Supply Voltage VDD: $3.3V \pm 5\%$, and $2.5V \pm 5\%$.

13.3.1. DC Characteristics at 3.3V

Table 90. DC Characteristics at 3.3V

Parameter	Symbol	Conditions	Min	Typical	Max	Units
Power Supply Current	Icc	16FE, wire-speed traffic load	-	-	200	mA
(Without Scan LED)		16FE all idle			130	
Scan LED Current (3x16)	Icc	16FE, wire-speed traffic load	-	-	77	mA
		16FE all idle			79	
Total Power Consumption	PS	16FE, wire-speed traffic load	-	-	660	mW
		16FE all idle			429	
TTL Input High Voltage	V_{ih}	-	1.5	-	-	V
TTL Input Low Voltage	V_{il}	-	-	-	0.8	V
TTL Input Current	I _{in}	-	-10	-	10	μΑ
TTL Input Capacitance	Cin	-	-	2.9	-	pF
Output High Voltage	V _{oh}	-	2.6	-	3.6	V
Output Low Voltage	V_{ol}	-	0	-	0.45	V

13.3.2. DC Characteristics at 2.5V

Table 91. DC Characteristics at 2.5V

Parameter	Symbol	Conditions	Min	Typical	Max	Units
Power Supply Current	Icc	16FE, wire-speed traffic load	-	-	180	mA
		16FE all idle			120	
Scan LED Current (3x16)	Icc	16FE, wire-speed traffic load	-	-	27	mA
		16FE all idle			29	
Total Power Consumption	PS	16FE, wire-speed traffic load	-	-	450	mW
		16FE all idle			300	
TTL Input High Voltage	V_{ih}	-	1.5	-	-	V
TTL Input Low Voltage	V_{il}	-	ı	-	0.8	V
TTL Input Current	I _{in}	-	-10	-	10	μΑ
TTL Input Capacitance	C_{in}	-	-	2.9	-	pF
Output High Voltage	V_{oh}	-	2.25		2.8	V
Output Low Voltage	V_{ol}	-	0		0.45	V



13.4. AC Characteristics

13.4.1. PHY Management (SMI) Timing

Table 92. PHY Management (SMI) Timing

	1.0.0.0 0=	. , ,			
Symbol	Description	Minimum	Typical	Maximum	Units
t1	MDC Clock Period	-	1360	=	ns
t2	MDC High Level Width	-	680	=	ns
t3	MDC Low Level Width	-	680	-	ns
t4	MDIO to MDC Rising Setup Time (Write Bits)	-	680	-	ns
t5	MDIO to MDC Rising Hold Time (Write Bits)	-	695	-	ns
t6	MDC to MDIO Delay (Read Bits)	20	-	-	ns
t7	MDC/MDIO Actives from RST# Deasserted	-	56	-	ms




Figure 17. MDC/MDIO Write Timing




Figure 18. MDC/MDIO Read Timing




Figure 19. MDC/MDIO Reset Timing



13.4.2. SMII Transmit Timing

Table 93. PHY Management (SMI) Timing

Symbol	Description	Minimum	Typical	Maximum	Units
T_opd_txd_smii	REFCLK Rising Edge to TXD (SYNC) Delay.	2	4	5	ns




Figure 20. SMII Transmit Timing

13.4.3. SMII Receive Timing

Table 94. SMII Receive Timing

Symbol	Description	Minimum	Typical	Maximum	Units
T_ipsu_rxd_smii	RXD Setup Time to REFCLK.	2	-	-	ns
T_iphd_rxd_smii	RXD Hold Time from REFCLK.	1.5	-	-	ns




Figure 21. SMII Receive Timing



14. Thermal Data

Thermal Characteristics

Heat generated by the chip causes a temperature rise of the package. If the temperature of the chip (Tj, junction temperature) is beyond the design limits, there will be negative effects on operation and the life of the IC package. Heat dissipation, either through a heat sink or electrical fan, is necessary to provide a reasonable environment (Ta, ambient temperature) in a closed case. As power density increases, thermal management becomes more critical. A method to estimate the possible Ta is outlined below.

Thermal parameters are defined according to JEDEC standard JESD 51-2, 51-6:

 θ_{JA} (Thermal resistance from junction to ambient), represents resistance to heat flow from the chip to ambient air. This is an index of heat dissipation capability. A lower θ_{JA} means better thermal performance.

 $\theta_{JA} = (Tj - Ta) / Ph$, where Tj is the junction temperature

Ta is the ambient temperature

Ph is the power dissipation

 θ_{JC} (Thermal resistance from junction to case), represents resistance to heat flow from the chip to the package top case. θ_{JC} is important when an external heat sink is attached on the package top.

 $\theta_{JC} = (Tj - Tc) / Ph$, where Tj is the junction temperature.




Figure 22. Cross-Section of 128-Pin PQFP

Thermal Operating Range

Table 95. Thermal Operating Range

Parameter	SYM	Conditions	Min	Typical	Max	Units
Junction Operating Temperature	Tj	-	-	25	125	°C
Junction Operating Temperature	Ta	-	-	25	70	°C


Thermal Resistance

Table 96. Thermal Resistance

Parameter	SYM	Conditions	Min	Typical	Max	Units
Thermal Resistance: Junction to Ambient	θ_{JA}	2 Layer PCB, 0 ft/s Airflow	-	48.5	-	°C/W
Thermal Resistance: Junction to Case	$\theta_{ m JC}$	2 Layer PCB, 0 ft/s Airflow	-	16.4	-	°C/W



15. Mechanical Information



See the Mechanical Dimensions notes on the next page.



15.1. Mechanical Dimensions Notes

Symbol	Dimer	nsions in	inches	Dime	ensions ir	n mm
	Min	Typical	Max	Min	Typical	Max
A	-	-	0.134	-	-	3.40
A1	0.004	0.010	0.036	0.10	0.25	0.91
A2	0.102	0.112	0.122	2.60	2.85	3.10
b	0.005	0.009	0.013	0.12	0.22	0.32
с	0.002	0.006	0.010	0.05	0.15	0.25
D	0.541	0.551	0.561	13.75	14.00	14.25
E	0.778	0.787	0.797	19.75	20.00	20.25
e	0.010	0.020	0.030	0.25	0.5	0.75
HD	0.665	0.677	0.689	16.90	17.20	17.50
HE	0.902	0.913	0.925	22.90	23.20	23.50
L	0.027	0.035	0.043	0.68	0.88	1.08
L1	0.053	0.063	0.073	1.35	1.60	1.85
y	-	-	0.004	-	-	0.10
θ	0°	-	12°	0°	-	12°

Notes:

- 1. Dimensions D & E do not include interlead flash.
- 2. Dimension b does not include dambar rotrusion/intrusion.
- 3. Controlling dimension: Millimeter
- 4. General appearance spec. Should be based on final visual inspection.

TITLE:						
-(-CU L/F, PQFP FOOTPRINT 3.2 mm					
	LEADFRAME MATERIAL:					
APPROVE		DOC. NO.				
		VERSION	1.2			
		PAGE				
CHECK		DWG NO.	Q128 - 1			
DATE						
REALTEK SEMICONDUCTOR CORP.						

16. Ordering Information

Table 97. Ordering Information

Part Number	Package	Status
RTL8316C-GR	PQFP-128 with 'Green' Package	Production

Note: See page 5 for package identification.

Realtek Semiconductor Corp. Headquarters

No. 2, Innovation Road II Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047 www.realtek.com.tw