

RDA5807HS

SINGLE-CHIP BROADCAST FM RADIO TUNER

Rev.1.2-July.2011

1 General Description

The RDA5807HS is a new generation single-chip broadcast FM stereo radio tuner with fully integrated synthesizer, IF selectivity and MPX decoder. The tuner uses the CMOS process, support multi-interface and require the least external component. The package size is 3X3 mm and is completely adjustment-free. All these make it very suitable for portable devices.

The RDA5807HS has a powerful low-IF digital audio processor, this make it have optimum sound quality with varying reception conditions.

The RDA5807HS can be tuned to the worldwide frequency band, even support frequency range 50~65MHz.

LNAN 15 GPIO3 **RFGND** 2 14 **GND** GND 13 LOUT LNAP 3 PAD **RDA 5807HS** GND 4 12 ROUT GND 5 11 **GND** 200

Figure 1-1. RDA5807HS Top View

1.1 Features

- CMOS single-chip fully-integrated FM tuner
- Low power consumption
 - Total current consumption lower than 21mA at 3.0V power supply when under normal situation
- Support worldwide frequency band
 - > 50 -108 MHz
- Support flexible channel spacing mode
 - > 100KHz, 200KHz, 50KHz and 25KHz
- Digital low-IF tuner
 - Image-reject down-converter
 - ➤ High performance A/D converter
 - > IF selectivity performed internally
- Fully integrated digital frequency synthesizer
 - Fully integrated on-chip RF and IF VCO
 - > Fully integrated on-chip loop filter
- Autonomous search tuning
- Support 32.768KHz crystal oscillator
- Digital auto gain control (AGC)

- Digital adaptive noise cancellation
 - Mono/stereo switch
 - Soft mute
 - ➤ High cut
- Programmable de-emphasis (50/75 μs)
- Receive signal strength indicator (RSSI) and SNR
- Bass boost
- Volume control and mute
- I²S digital output interface
- Line-level analog output voltage
- 32.768 KHz 12M,24M,13M,26M,19.2M,38.4MHz
 Reference clock
- 2-wire serial control bus interface
- Directly support 32Ω resistance loading
- Integrated LDO regulator
 - > 1.8 to 5.5 V operation voltage
- 3X3mm 20 pin QFN package

1.2 Applications

- Cellular handsets
- MP3, MP4 players

- Portable radios
- PDAs, Notebook



2 Table of Contents

1	Gener	al Description	1
	1.1	Features	1
	1.2	Applications	2
2	Table (of Contents	2
3	Functi	onal Description	3
	3.1	FM Receiver	3
	3.2	Synthesizer1	3
	3.3	Delta-Sigma Synthesizer	4
	3.4	Power Supply	4
	3.5	RESET and Control Interface select	
	3.6	Control Interface	4
	3.7	I ² S Audio Data Interface	
	3.8	GPIO Outputs	
4		ical Characteristics	
5	Receiv	er Characteristics	6
6	Serial	Interface	7
	6.1	I ² C Interface Timinger Definition	7
7	Regist	er Definition	8
8		escription	
9	Applic	eation Diagram	14
	9.1	Audio Loading Resistance Larger than 32 Ω & TCXO Application:	14
	9.1.1	Bill of Materials:	14
	9.2	Audio Loading Resistance Lower than 32 Ω & DCXO Application:	
	9.2.1	Bill of Materials:	15
10	Packa	ge Physical Dimension	16
11	PCB L	and Pattern	17
12	Chang	ge List	20
13	Conta	ct Information	21

3 Functional Description




Figure 3-1. RDA5807HS FM Tuner Block Diagram

3.1 FM Receiver

The receiver uses a digital low-IF architecture that avoids the difficulties associated with direct conversion while delivering lower solution cost and reduces complexity, and integrates a low noise amplifier (LNA) supporting the FM broadcast band (50 to 108MHz), a multi-phase image-reject mixer array, a programmable gain control (PGA), a high resolution analog-to-digital converters (ADCs), an audio DSP and a high-fidelity digital-to-analog converters (DACs).

The LNA has differential input ports (LNAP and LNAN) and supports any input port by set according registers bits (LNA_PORT_SEL[1:0]). It default input common mode voltage is GND.

The limiter prevents overloading and limits the amount of intermodulation products created by strong adjacent channels.

The multi-phase mixer array down converts the LNA output differential RF signal to low-IF, it also has image-reject function and harmonic tones rejection.

The PGA amplifies the mixer output IF signal and

then digitized with ADCs.

The DSP core finishes the channel selection, FM demodulation, stereo MPX decoder and output audio signal. The MPX decoder can autonomous switch from stereo to mono to limit the output noise.

The DACs convert digital audio signal to analog and change the volume at same time. The DACs has low-pass feature and -3dB frequency is about 30 KHz.

3.2 Synthesizer1

The frequency synthesizer 1 generates the local oscillator signal which divide to multi-phase, then be used to downconvert the RF input to a constant low intermediate frequency (IF). The synthesizer reference clock is 32.768 KHz.

The synthesizer frequency is defined by bits CHAN[9:0] with the range from 50MHz to 108MHz.

3.3 Delta-Sigma Synthesizer

The delta-sigma synthesizer generates the constant clock signal to ADCs and DSP.

3.4 Power Supply

The RDA5807HS integrated one LDO which supplies power to the chip. The external supply voltage range is 1.8-5.5 V.

3.5 RESET and Control Interface select

The RDA5807HS is RESET itself When VIO is Power up. And also support soft reset by trigger 02H BIT1 from 0 to 1. The control interface is select by MODE Pin. The MODE Pin is low, I2C Interface is select. The MODE Pin is set to VIO, SPI Interface is select.

3.6 Control Interface

The RDA5807HS supports I²C control interface. User could program the chip.

The I²C interface is compliant to I²C Bus Specification 2.1. It includes two pins: SCLK and SDIO. A I²C interface transfer begins with START condition, a command byte and data bytes, each byte has a followed ACK (or NACK) bit, and ends with STOP condition. The command byte includes a 7-bit chip address (0010000b) and a R/W bit. The ACK (or NACK) is always sent out by receiver. When in write transfer, data bytes is written out from MCU, and when in read transfer, data bytes is read out from RDA5807HS. There is no visible register address in I²C interface transfers. The I²C interface has a fixed start register address (0x02h for write transfer and 0x0Ah for read transfer), and an internal incremental address counter. If register address meets the end of register file, 0x3Ah, register address will wrap back to 0x00h. For write transfer, MCU programs registers from register 0x02h high byte, then register 0x02h low byte, then register 0x03h high byte, till the last register. RDA5807HS always gives out ACK after every

byte, and MCU gives out STOP condition when register programming is finished. For read transfer, after command byte from MCU, RDA5807HS sends out register 0x0Ah high byte, then register 0x0Ah low byte, then register 0x0Bh high byte, till receives NACK from MCU. MCU gives out ACK for data bytes besides last data byte. MCU gives out NACK for last data byte, and then RDA5807HS will return the bus to MCU, and MCU will give out STOP condition.

Details refer to RDA5807HS Programming Guide.

3.7 I²S Audio Data Interface

The RDA5807HS supports I²S (Inter_IC Sound Bus) audio interface. The interface is fully compliant with I²S bus specification. When setting I2SEN bit high, RDA5807HS will output SCK, WS, SD signals from GPIO3, GPIO1, GPIO2 as I²S master and transmitter, the sample rate is 48Kbps, 44.1kbps,32kbps..... RDA5807HS also support as I²S slaver mode and transmitter, the sample rate is less than 100kbps.

Details refer to RDA5807HS Programming Guide.

3.8 GPIO Outputs

The RDA5807HS has three GPIOs. The function of GPIOs could programmed with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0] and I2SEN.

If I2SEN is set to low, GPIO pins could be programmed to output low or high or high-Z, or be programmed to output interrupt and stereo indicator with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0]. GPIO2 could be programmed to output a low interrupt (interrupt will be generated only with interrupt enable bit STCIEN is set to high) when seek/tune process completes. GPIO3 could be programmed to output stereo indicator bit ST.

Constant low, high or high-Z functionality is available regardless of the state of VDD supplies or the ENABLE bit.




Figure 3-2. I2S Digital Audio Format

4 Electrical Characteristics

Table 4-1 DC Electrical Specification (Recommended Operation Conditions):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
VDD	Supply Voltage	1.8	3.3	5.5	V
VIO	Interface Supply Voltage	1.0	A	3.6	V
T _{amb}	Ambient Temperature	-20	27	+70	$^{\circ}$
V _{IL}	CMOS Low Level Input Voltage	0		0.3*VIO	V
V _{IH}	CMOS High Level Input Voltage	0.7*VIQ	10	VIO	V
V _{TH}	CMOS Threshold Voltage		0. 5 *VIO		V

Table 4-2 DC Electrical Specification (Absolute Maximum Ratings):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
VIO	Interface Supply Voltage	-0.5		+3.6	V
T _{amb}	Ambient Temperature	-40		+90	°C
I _{IN}	Input Current (1)	-10		+10	mA
V _{IN}	Input Voltage ⁽¹⁾	-0.3		VIO+0.3	V
V _{Ina}	LNA FM Input Level			+10	dBm

Notes:

1. For Pin: SCLK, SDIO, SEN, MODE

Table 4-3 Power Consumption Specification

(VDD =3.3 V, $T_A = 25^{\circ}C$, unless otherwise specified)

SYMBOL	DESCRIPTION	CONDITION	TYP	UNIT
I _{VDD}	Supply Current ⁽¹⁾	ENABLE=1	21	mA
I _{VDD}	Supply Current ⁽²⁾	ENABLE=1	23	mA
I _{VIO}	Interface Supply Current	SCLK and RCLK active	60	μΑ
I _{PD}	Powerdown Current	ENABLE=0	5	μΑ
I _{VIO}	Interface Powerdown Current	ENABLE=0	25	μΑ

Notes:

- 1. For strong input signal condition
- 2. For weak input signal condition

5 **Receiver Characteristics**

Receiver Characteristics Table 5-1

(VDD = 3 V, T_A = 25 °C, unless otherwise specified)

SYMBOL	PARAMETER	CONDI	TIONS	MIN	TYP	MAX	UNIT
General spe	cifications						
Fin	FM Input Frequency Range	Adjust BAN	ID Register	50		108	MHz
		50MHz		-	1.5	-	
	Sensitivity ^{1,2,3}		65MHz	-	1.5	-	
V_{rf}		S/N=26dB	88MHz	-	1.2	1.5	μV EMF
			98MHz	-	1.2	1.5	
			108MHz	-	1.3	1.5	
IP3 _{in}	Input IP3 ⁴	AGC	D=1	80	-	-	dΒμV
α_{am}	AM Suppression ^{1,2}	m=	0.3	40	-	-	dB
S ₂₀₀	Adjacent Channel Selectivity	±200)KHz	50	70	-	dB
S ₄₀₀	400KHz Selectivity	±400	OKHz	60	85	-	dB
	Audio L/R Output Voltage ^{1,2}	Volume [3:0] =1111			400		/
$V_{AFL}; V_{AFR}$	(Pins LOUT and ROUT)	volume [3	::0] =1111		420	-	mV
C/NI	Maximum Signal to Noise		Mono ²	55	57	-	40
S/N	Ratio 1,2,3,5		Stereo ⁶	53	55	-	dB
$\alpha_{\scriptscriptstyle SCS}$	Stereo Channel Separation	2		35	-	-	dB
<u> </u>	Audio Output Loading	Single-ended		22			Ω
R_L	Resistance	Single	ended	32	-	-	52
THD	Audio Total Harmonic	Volume[3:0]	$R_{load}=1K\Omega$	-	0.15	0.2	- %
וחט	Distortion ^{1,3,6}	=1111	R _{load} =32 Ω	-	0.2	-	70
~	Audio Output L/R	7				0.05	dB
α_{AOI}	Imbalance ^{1,6}			-	-	0.05	uБ
R _{mute}	Mute Attenuation Ratio ¹	Volume[3:0]=	=0000	60	-	-	dB
BW_{audio}	Audio Response ¹	1KHz=0dB	Low Freq ⁹	-	100	-	Hz
DVV audio	Addio Nesponse	$\pm 3 \mathrm{dB}$ point	High Freq	-	14	-	112
Pins LNAN,	LNAP, LOUT, ROUT and NC(22	2,23)					
V	Pins LNAN/LNAP Input				0		V
V_{com_rfin}	Common Mode Voltage				U		V
V_{com}	Audio Output Common Mode			1.0	1.05	1.1	V
▼ com	Voltage ⁸			1.0	1.00	1.1	V
V_{com_nc}	Pins NC (22, 23) Common				Floating		V
▼ com_nc	Mode Voltage				7 loating		v
! The NC(22	, 23) pins SHOULD BE left floa	ting.					

Notes:

- 2. Δf =22.5KHz; 3. B_A 5. P_{RF} =60d B_UV ; 6. Δ 8. At LOUT and ROUT pins 4. $|f_2-f_1|>1$ MHz, $f_0=2xf_1-f_2$, AGC disable, $F_{in}=76$ to 108MHz; 7. Measured at $V_{EMF}=1$ m V, $f_{RF}=65$ to 108MHz
 - 9. Adjustable

6 Serial Interface

6.1 I²C Interface Timing

Table 6-1 I²C Interface Timing Characteristics

(VDD = 1.8 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
SCLK Frequency	f _{scl}		0	-	400	KHz
SCLK High Time	t _{high}		0.6	-	-	μS
SCLK Low Time	t _{low}		1.3	1	-	μS
Setup Time for START Condition	t _{su:sta}		0.6	-	-	μS
Hold Time for START Condition	t _{hd:sta}		0.6	-	-	μS
Setup Time for STOP Condition	t _{su:sto}		0.6	-	-	μS
SDIO Input to SCLK↑ Setup	t _{su:dat}		100	-	-	ns
SDIO Input to SCLK↓ Hold	t _{hd:dat}		0	-	900	ns
STOP to START Time	t _{buf}		1.3	-	-	μS
SDIO Output Fall Time	$t_{f:out}$	X	20+0.1C _b	-	250	ns
SDIO Input, SCLK Rise/Fall Time	$t_{r:in} / t_{f:in}$		20+0.1C _b	-	300	ns
Input Spike Suppression	t _{sp}		-	-	50	ns
SCLK, SDIO Capacitive Loading	Сь	A V) Y	-	-	50	pF
Digital Input Pin Capacitance	_				5	pF




Figure 6-1. I²C Interface Write Timing Diagram




Figure 6-2. I²C Interface Read Timing Diagram

7 Register Definition

REG	BITS	NAME	FUNCTION	DEFAULT
00H	15:8	CHIPID[7:0]	Chip ID.	0x58
02H	15	DHIZ	Audio Output High-Z Disable.	0
			0 = High impedance; 1 = Normal operation	
	14	DMUTE	Mute Disable.	0
			0 = Mute; 1 = Normal operation	
	13	MONO	Mono Select.	0
			0 = Stereo; 1 = Force mono	
	12	BASS	Bass Boost.	0
			0 = Disabled; 1 = Bass boost enabled	0
	11	RCLK NON-CALIBRATE	0=RCLK clock is always supply	0
		MODE	1=RCLK clock is not always supply when FM work (when 1, RDA5807HS can' t directly	
			support -20 °C ~70 °C temperature. Only	
			suppory ±20°C temperature swing from tune	
			point)	
	10	RCLK DIRECT INPUT MODE	1=RCLK clock use the directly input mode	0
	9	SEEKUP	Seek Up.	0
			0 = Seek down; 1 = Seek up	
	8	SEEK	Seek.	0
			0 = Disable stop seek; 1 = Enable	
			Seek begins in the direction specified by	
		(SEEKUP and ends when a channel is found,	
			or the entire band has been searched.	
			The SEEK bit is set low and the STC bit is set high when the seek operation completes.	
	7	SKMODE	Seek Mode	0
			0 = wrap at the upper or lower band limit and	
			continue seeking	
			1 = stop seeking at the upper or lower band	
			limit	
	6:4	CLK_MODE[2:0]	000=32.768kHz	000
			001=12Mhz	
			101=24Mhz	
			010=13Mhz	
			110=26Mhz	
			011=19.2Mhz	
			111=38.4Mhz	
	1	SOFT_RESET	Soft reset.	0
			If 0, not reset;	
			If 1, reset.	
	0	ENABLE	Power Up Enable.	0
			0 = Disabled; 1 = Enabled	
03H	15:6	CHAN[9:0]	Channel Select.	0x00
			BAND = 0	

REG	BITS	NAME	FUNCTION	DEFAULT
			Frequency = Channel Spacing (kHz) x CHAN+ 87.0 MHz BAND = 1 or 2 Frequency = Channel Spacing (kHz) x CHAN + 76.0 MHz BAND = 3 Frequency = Channel Spacing (kHz) x CHAN + 65.0 MHz CHAN is updated after a seek operation.	
	4	TUNE	Tune 0 = Disable 1 = Enable The tune operation begins when the TUNE bit is set high. The STC bit is set high when the tune operation completes. The tune bit is reset to low automatically when the tune operation completes	0
	3:2	BAND[1:0]	Band Select. 00 = 87–108 MHz (US/Europe) 01 = 76–91 MHz (Japan) 10 = 76–108 MHz (world wide) 11 ¹ = 65 –76 MHz (East Europe) or 50-65MHz	00
	1:0	SPACE[1:0]	Channel Spacing. 00 = 100 kHz 01 = 200 kHz 10 = 50kHz 11 = 25KHz	00
04H	15	STCIEN	Seek/Tune Complete Interrupt Enable. 0 = Disable Interrupt 1 = Enable Interrupt Setting STCIEN = 1 will generate a low pulse on GPIO2 when the interrupt occurs.	0
	13:12	rsvd		
	11	DE	De-emphasis. $0 = 75 \mu s; 1 = 50 \mu s$	0
	10	rsvd		
	9	SOFTMUTE_EN	If 1, softmute enable	1
	8	AFCD	AFC disable. If 0, afc work; If 1, afc disabled.	0
	7	rsvd		
	6	I2S_ENABLED	I2S bus enable If 0, disabled; If 1, enabled.	0

 $^{^{1}}$ If $0x07h_bit<9>$ (band)=1, 65-76MHz; =0, 50-76MHz

REG	BITS	NAME	FUNCTION	DEFAULT
	5:4	GPIO3[1:0]	General Purpose I/O 3.	00
			00 = High impedance	
			01 = Mono/Stereo indicator (ST)	
			10 = Low	
			11 = High	
	3:2	GPIO2[1:0]	General Purpose I/O 2.	00
			00 = High impedance	
			01 = Interrupt (INT)	
			10 = Low	
			11 = High	
	1:0	GPIO1[1:0]	General Purpose I/O 1.	00
			00 = High impedance	
			01 = Reserved	
			10 = Low	
			11 = High	
05H	15	INT _MODE	If 0, generate 5ms interrupt;	1
			If 1, interrupt last until read reg0CH action	
			occurs.	
	14:8	SEEKTH[6:0] ²	Seek SNR threshold value when	0001000
			seek_mode[2:0]=001	
	7:6	LNA_PORT_SEL[1:0]	LNA input port selection bit:	10
			00: no input	
			01: LNAN	
			10: LNAP	
			11: dual port input	
	5:4	LNA_ICSEL_BIT[1:0]	Lna working current bit:	00
			00=1.8mA	
			01=2,5mA	
			10=3.1 mA	
			11=3.8mA	
	3:0	VOLUME[3:0]	DAC Gain Control Bits (Volume).	1111
			0000=min; 1111=max	
			Volume scale is logarithmic	
			When 0000, output mute and output	
0011	44	O	impedance is very large	0
06H	14	Open_mode	Open test register mode.	0
			0=only open behind registers reading function	
	40	10a mada!!	1=open behind registers writing function	0
	12	I2s_mode_select	If 0, master mode;	0
			If 1, slave mode.	
	7:4	I2s_ws_cnt[4:0]	4'b1000: WS_STEP_48; 4'b0111: WS_STEP=44.1kbps;	0000
		Only valid	4'b0110: WS_STEP=32kbps;	
		in master mode	4'b0101: WS_STEP=24kbps; 4'b0100: WS_STEP=22.05kbps;	
			4'b0011: WS_STEP=16kbps;	
			4'b0010: WS_STEP=12kbps; 4'b0001: WS_STEP=11.025kbps;	
			4'b0000: WS_STEP=8kbps;	
			7 20000. WO_01EF=0KDP3,	

_

² This value is used when 0x20H_bit<14:12> (Seek_mode)=001, default seek mode is Audio_SNR seek mode.

REG	BITS	NAME	FUNCTION	DEFAULT
0AH	14	STC	Seek/Tune Complete.	0
			0 = Not complete	
			1 = Complete	
			The seek/tune complete flag is set when the	
			seek or tune operation completes.	
	13	SF	Seek Fail.	0
			0 = Seek successful; 1 = Seek failure	
			The seek fail flag is set when the seek	
			operation fails to find a channel with an RSSI	
			level greater than SEEKTH[5:0].	
	10	ST	Stereo Indicator.	1
			0 = Mono; 1 = Stereo	
			Stereo indication is available on GPIO3 by	
			setting GPIO1[1:0] =01.	
	9:0	READCHAN[9:0]	Read Channel.	8'h00
			BAND = 0	
			Frequency = Channel Spacing (kHz) x	
			READCHAN[9:0]+ 87.0 MHz	
			BAND = 1 or 2	
			Frequency = Channel Spacing (kHz) x	
			READCHAN[9:0]+ 76.0 MHz	
			BAND = 3	
			Frequency = Channel Spacing (kHz) x	
			READCHAN[9:0]+ 65.0 MHz	
			READCHAN[9:0] is updated after a tune or	
0011	45.0	DOOLE OF	seek operation.	
0BH	15:9	RSSI[6:0]	RSSI.	0
			000000 = min	
		. ^	111111 = max	
			RSSI scale is logarithmic.	
	8	FM TRUE	1 = the current channel is a station	0
			0 = the current channel is not a station	
	7	FM_READY	1=ready	0
			0=not ready	

8 Pins Description




Figure 8-1. RDA5807HS Top View

Table 8-1 RDA5807HS Pins Description

SYMBOL	PIN	DESCRIPTION
GND	4,5,11,14,20	Ground. Connect to ground plane on PCB
LNAN,LNAP	1,3	LNA input port. For single-ended input, LNAN should
LINAIN,LINAF	1,3	be connected to RFGND
RFGND	2	LNA ground. Connect to RF ground plane on PCB
SCLK	6	Clock input for serial control bus
SDIO	7	Data input/output for serial control bus
RCLK	8	32.768KHz crystal oscillator and reference clock input
VIO	9	Power supply for I/O
VDD	10	Power supply
ROUT,LOUT	12,13	Right/Left audio output
GPIO1,GPIO2,GPIO3	17,16,15	General purpose input/output
NC	18,19	No Connect

Table 8-2 Internal Pin Configuration

SYMBOL	PIN	DESCRIPTION
LNAN/LNAP	1/3	EM8 FM8 MN1
RCLK	8	VIO SM Ox02h_bit<10> Ox02h_b
SCLK/SDIO	6/7	SDIO\SCLK Sin Sout
GPIO1/GPIO2/GPIO3	17/16/15	VIO VIO

9 Application Diagram

9.1 Audio Loading Resistance Larger than 32 Ω & TCXO Application:





Figure 9-1. RDA5807HS FM Tuner Application Diagram (TCXO Application)

9.1.1 Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5807HS	Broadcast FM Radio Tuner	RDA
J1		Common 32Ω Resistance Headphone	
L3/C3	100nH/24pF	LC Chock for LNA Input	Murata
C4,C5	125µF	Audio AC Couple Capacitors	Murata
C6	22nF	Power Supply Bypass Capacitor	Murata
F1/F2	1.5K@100MHz	FM Band Ferrite Murata	

9.2 Audio Loading Resistance Lower than 32 Ω & DCXO Application:



Notes:

- 1. J1: Common 32Ω Resistance Headphone;
- 2. U1: RDA5807HS Chip;
- V1: Analog and Digital Power Supply (1.8~5.5V);
- FM Choke (L3 and C3) for Audio Common and LNA Input Common;
- Pins NC(18, 19), Should be Leaved Floating;
- 6. Place C6 Close to RDA5807HS pin.

Figure 9-2. RDA5807HS FM Tuner Application Diagram (32.768K crystal,I2C bus mode)

9.2.1 Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5807HS	Broadcast FM Radio Tuner	RDA
J1		Audio Amplifier	
C4/C5	125uF	Audio AC Couple Capacitors	Murata
L3/C3	100nH/24pF	LC Chock for LNA Input	Murata
C6	24nF	Power Supply Bypass Capacitor	Murata
F1/F2	1.5K@100MHz	FM Band Ferrite	Murata

10 Package Physical Dimension

Figure 10-1 illustrates the package details for the RDA5807HS. The package is lead-free and RoHS-compliant.




Figure 10-2. 20-Pin 3x3 Quad Flat No-Lead (QFN)

11 PCB Land Pattern




Figure 18. Classification Reflow Profile

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average Ramp-Up Rate $(T_{Smax} \text{ to } T_p)$	3 °C/second max.	3 °C/second max.
Preheat		
-Temperature Min (T _{smin})	100 °C	150 °C
-Temperature Max (T _{smax})	100 °C	200 °C
-Time (t _{smin} to t _{smax})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183 °C	217°C
-Time (t _L)	60-150seconds	60-150 seconds
Peak /Classification Temperature(T _p)	See Table-II	See Table-III
Time within 5 °C of actual Peak Temperature (t _p)	10-30 seconds	20-40 seconds
Ramp-Down Rate	6 °C/second max.	6 °C/seconds max.
Time 25 °C to Peak Temperature	6 minutes max.	8 minutes max.

Table-I Classification Reflow Profiles

Package Thickness	Volume mm³ <350	Volume mm³ ≥350
<2.5mm	240 + 0/-5 ° C	225 + 0/-5 ° C
≥2.5mm	225 + 0/-5 ° C	225 + 0/-5 ° C

Table – II SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6mm	260 + 0 °C *	260 + 0 °C *	260 + 0 °C *
1.6mm – 2.5mm	260 + 0 °C *	250 + 0 °C *	245 + 0 °C *
≥2.5mm	250 + 0 °C *	245 + 0 ° C *	245 + 0 ° C *

^{*}Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature(this mean Peak reflow temperature + 0 °C. For example 260+ 0 °C) at the rated MSL Level.

Table – III Pb-free Process – Package Classification Reflow Temperatures

- **Note 1:** All temperature refer topside of the package. Measured on the package body surface.
- **Note 2:** The profiling tolerance is + 0 ° C, X ° C (based on machine variation capability)whatever
 - is required to control the profile process but at no time will it exceed 5 ° C. The producer assures process compatibility at the peak reflow profile temperatures defined in Table –III
- **Note 3:** Package volume excludes external terminals(balls, bumps, lands, leads) and/or non integral heat sinks.
- **Note 4:** The maximum component temperature reached during reflow depends on package the thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD package may sill exist.
- **Note 5:** Components intended for use in a "lead-free" assembly process **shall** be evaluated using the "lead free" classification temperatures and profiles defined in Table-I II III whether or not lead free.

RoHS Compliant

The product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE), and are therefore considered RoHS compliant.

ESD Sensitivity

Integrated circuits are ESD sensitive and can be damaged by static electricity. Proper ESD techniques should be used when handling these devices.



12 Change List

REV	DATE	AUTHER	CHANGE DESCRIPTION
V1.1	2010-08-08	Chun Zhao, Yanan Liu	Original Draft.



13 Contact Information

RDA Microelectronics (Shanghai), Inc.

Suite 1108 Block A, e-Wing Center, 113 Zhichun Road Haidian District, Beijing

Tel: 86-10-62635360 Fax: 86-10-82612663 Postal Code: 100086

Suite 302 Building 2, 690 Bibo Road Pudong District, Shanghai

Tel: 86-21-50271108 Fax: 86-21-50271099 Postal Code: 201203



Copyright © RDA Microelectronics Inc. 2011. All rights are reserved.

Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.