RDA5807SP

SINGLE-CHIP BROADCAST FM RADIO TUNER

Rev.1.1 Jun.2009

1   General Description

The RDA5807SP is a single-chip broadcast FM stereo radio tuner with fully integrated synthesizer, IF selectivity and MPX decoder. The tuner uses the CMOS process, support multi-interface and require the least external component. The package size is SOP16. It is completely adjustment-free. All these make it very suitable for portable devices.

The RDA5807SP has a powerful low-IF digital audio processor, this make it have optimum sound quality with varying reception conditions.

The RDA5807SP can be tuned to the worldwide frequency band.

1	GPIO1	GPIO2	16
2	GND	GPIO3	15
3	GND	GND	14
4	FMIN	ROUT	13
5	GND	LOUT	12
6	GND	GND	11
7	SCLK	VDD	10
8	SDA	RCLK	9

RDA5807SP

Figure 1-1. RDA5807SP Top View

1.1   Features

l   CMOS single-chip fully-integrated FM tuner
l   Low power consumption
  Ø   Total current consumption low=r than 17.5mA at 3.3V power supply
l   Support worldwide frequency band
  Ø   76 -108 MHz
l   Digital low-IF tuner
  Ø   Image-reject down-converter
  Ø   High performance A/D converter
  Ø   IF selectivity performed internally
l   Autonomous search tuning
l   Support crystal oscillator
l   32.768 KHz 12M,24M,13M,26M,19.2M,38.4MHz Reference clock
l   2-wire serial control bus interface
l   Digital auto gain control (AGC)
  Ø   Mono/stereo switch
  Ø   Soft mute
  Ø   High cut

l   Signal dependent mono to stereo blend [Stereo Noise Cancelling (SNC)]
l   Adjustment-free stereo decoder
l   Autonomous search tuning function
l   Bass boost
l   Standby mode
l   Programmable de-emphasis (50/75 μs)
l   Directly support 32Ω resistance loading
l   Integrated LDO regulator
  Ø   2.7 to 5.5 V operation voltage
l   SOP16 package

1.2   Applications

l   Cellular handsets
l   MP3, MP4 players
l   Portable radios
l   PDAs, Notebook PCs

2　Table of Contents

ADD　　　　　　　　　　　　　　　　　　A　12F
　T　0755-26644310　　F　0755-26401551
　E　al pguo@126. com
　www. nayuan. com. cn

3 Functional Description

Figure 3-1. RDA5807SP FM Tuner Block Diagram

3.1 FM Receiver

The receiver uses a digital low-IF architecture that avoids the difficulties associated with direct conversion while delivering lower solution cost and reduces complexity, and integrates a low noise amplifier (LNA) supporting the FM broadcast band (76 to 108MHz), a quadrature image-reject mixer, a programmable gain control (PGA), a high resolution analog-to-digital converters (ADCs), an audio DSP and a high-fidelity digital-to-analog converters (DACs).

The LNA has differential input ports (LNAP and LNAN). The LNA default input resistance is 150 Ohm under single or dual input mode. It default input common mode voltage is GND.

The limiter prevents overloading and limits the amount of intermodulation products created by strong adjacent channels.

The quadrature mixer down converts the LNA output differential RF signal to low-IF, it also has image-reject function.

The PGA amplifies the mixer output IF signal and then digitized with ADCs.

The DSP core finishes the channel selection, FM demodulation, stereo MPX decoder and output audio signal. The MPX decoder can autonomous switch from stereo to mono to limit the output noise.

The DACs convert digital audio signal to analog and change the volume at same time. The DACs has low-pass feature and -3dB frequency is about 30 KHz.

3.2 Synthesizer

The frequency synthesizer generates the local oscillator signal which divide to quadrature, then be used to down convert the RF input to a constant low intermediate frequency (IF). The synthesizer reference clock is 32.768 KHz,12M, 24M, 13M, 26M, 19.2M, 38.4MHz. select by **CLK MODE[2:0] BIT.**

3.3 Power Supply

The RDA5807SP integrated one LDO which supplies power to the chip. The external supply voltage range is 2.7-5.5 V.

3.4 RESET and Control Interface select

The RDA5807SP is RESET itself When VIO is Power up. And also support soft reset. The control interface is select by MODE Pin. The MODE Pin is low ,I2C Interface is select. The MODE Pin is set to VIO, SPI Interface is select.

The RDA5807SP could enter into a power-down mode to reduce power consumption.
In power-down mode, analog and digital circuitry are both disabled, while maintaining register configuration and keeping control interface active. Details refer to *RDA5807SP Programming Guide*.

3.5 Control Interface

The RDA5807SP supports I^{2}C control interface. User could program the chip through the bus.

The I^{2}C interface is compliant to I^{2}C Bus Specification 2.1. It includes two pins: SCLK and SDIO. An I^{2}C interface transfer begins with START condition, a command byte and data bytes, each byte has a followed ACK (or NACK) bit, and ends with STOP condition. The command byte includes a 7-bit chip address and an R/W bit. The ACK (or NACK) is always sent out by receiver. When in write transfer, data bytes is written out from MCU, and when in read transfer, data bytes is read out from RDA5807SP. There is no visible register address in I^{2}C interface transfers.

RDA5807SP always gives out ACK after every byte, and MCU gives out STOP condition when register programming is finished. For read transfer, after command byte from MCU, RDA5807SP sends out the first register high byte, then the first register low byte, then the second register high byte, till receives NACK from MCU. MCU gives out ACK for data bytes besides last data byte. MCU gives out NACK for last data byte, and then RDA5807SP will return the bus to MCU, and MCU will give out STOP condition.
The RDA5807SP supported two type I^{2}C interface:RDA5807SP Mode and TEA5767 Mode. The different register defined in different interface Mode.
Details refer to *RDA5807SP Programming Guide*.

3.6 GPIO Outputs

The RDA5807SP has three GPIOs and only used in RDA5807SP Mode. The function of GPIOs could programmed with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0] and I2SEN.

If I2SEN is set to low, GPIO pins could be programmed to output low or high or high-Z, or be programmed to output interrupt and stereo indicator with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0]. GPIO2 could be programmed to output a low interrupt (interrupt will be generated only with interrupt enable bit STCIEN is set to high) when seek/tune process completes. GPIO3 could be programmed to output stereo indicator bit ST.

Constant low, high or high-Z functionality is available regardless of the state of VDD supplies or the ENABLE bit.

SCK

WS   LEFT CHANNEL   RIGHT CHANNEL

1SCK   1SCK

SD   MSB   LSB   MSB   LSB

Figure 3-2. I2S Digital Audio Format

ADD   A   12F
    T   0755-26644310   F   0755-26401551
    E   al.pguo@126.com
    www.nayuan.com.cn

4   Electrical Characteristics

Table 4-1   DC Electrical Specification (Recommended Operation Conditions):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
VDD	Analog Supply Voltage	2.7	3.3	5.5	V
T_{amb}	Ambient Temperature	-20	27	+70	℃
V_{IL}	CMOS Low Level Input Voltage	0		0.3*VDD	V
V_{IH}	CMOS High Level Input Voltage	0.7*VDD		VDD	V
V_{TH}	CMOS Threshold Voltage		0.5*VDD		V

Table 4-2   DC Electrical Specification (Absolute Maximum Ratings):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T_{amb}	Ambient Temperature	-40		+90	°C
I_{IN}	Input Current [1]	-10		+10	mA
V_{IN}	Input Voltage[1]	-0.3		VIO+0.3	V
V_{lna}	LNA FM Input Level			-20	dBm

Notes:

   1. for Pin: SCLK, SDIO, $\overline{SEN}$, $\overline{RST}$.

Table 4-3   Power Consumption Specification

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 ℃, unless otherwise specified)

SYMBOL	DESCRIPTION	CONDITION	TYP	UNIT
I	Analog Supply Current	ENABLE=1	17.5	mA
I_{PD}	Analog Powerdown Current	ENABLE=0	5	µA

ADD   A   12F
   T 0755-26644310   F 0755-26401551
   E al pguo@126. com
   www. nayuan. com. cn

5 Receiver Characteristics

Table 5-1   Receiver Characteristics

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
General specifications						
F_{in}	FM Input Frequency	BAND=0	87		108	MHz
		BAND=1	76		91	MHz
V_{rf}	Sensitivity[1,2,3]	(S+N)/N=26dB		1.5	2	μV EMF
R_{in}	LNA Input Resistance [7]			150		Ω
C_{in}	LNA Input Capacitance [7]		2	4	6	pF
$IP3_{in}$	Input IP3[4]	AGCD=1	80		-	dBμV
$α_{am}$	AM Suppression[1,2]	m=0.3	40	-	-	dB
S_{200}	Adjacent Channel Selectivity	±200KHz	45		-	dB
V_{AFL}; V_{AFR}	Left and Right Audio Frequency Output Voltage (Pins LOUT and ROUT)	Volume_dac[3:0] =1111		110		mV
(S+N)/N	Maximum Signal Plus Noise to Noise Ratio[1,2,3,5]		54	60	-	dB
$α_{SCS}$	Stereo Channel Separation		35	-	-	dB
THD	Audio Total Harmonic Distortion[1,3,6]			0.3	0.5	%
$α_{AOI}$	Audio Output L/R Imbalance				1	dB
R_L	Audio Output Loading Resistance	Single-ended	32	-	-	Ω
Pins LNAN, LNAP, LOUT, ROUT and NC(22,23)						
V_{com_rfin}	Pins LNAN and LNAP Input Common Mode Voltage			**Float**		V
V_{com}	Audio Output Common Mode Voltage[8]		1.2	1.25	1.3	V
V_{com_nc}	Pins NC (22, 23) Common Mode Voltage		0.45	0.5	0.55	V
! The NC(22, 23) pins SHOULD BE left floating.						

Notes:

1. F_{in}=76 to 108MHz; F_{mod}=1KHz; de-emphasis=75μs; MONO=1; L=R unless noted otherwise;

2. Δf=22.5KHz;

3. B_{AF} = 300Hz to 15KHz, RBW <=10Hz;

4. $|f_2-f_1|$>1MHz, f_0=2xf_1-f_2, AGC disable, F_{in}=76 to 108MHz;

5. P_{RF}=60dB$_U$V;

6. Δf=75KHz.

7. Measured at V_{EMF} = 1 m V,   f $_{RF}$ = 76 to 108MHz

8. At LOUT and ROUT pins

6   Serial Interface

6.1   I^{2}C Interface Timing

Table 6-1   I^{2}C Interface Timing Characteristics

(VDD = 2.7 to 5.5 V, T$_A$ = -25 to 85 °C, unless otherwise specified)

| PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
SCLK Frequency	f$_{scl}$		0	-	400	KHz
SCLK High Time	t$_{high}$		0.6	-	-	µs
SCLK Low Time	t$_{low}$		1.3	-	-	µs
Setup Time for START Condition	t$_{su:sta}$		0.6	-	-	µs
Hold Time for START Condition	t$_{hd:sta}$		0.6	-	-	µs
Setup Time for STOP Condition	t$_{su:sto}$		0.6	-	-	µs
SDIO Input to SCLK↑ Setup	t$_{su:dat}$		100	-	-	ns
SDIO Input to SCLK↓ Hold	t$_{hd:dat}$		0	-	900	ns
STOP to START Time	t$_{buf}$		1.3	-	-	µs
SDIO Output Fall Time	t$_{f:out}$		20+0.1C$_b$	-	250	ns
SDIO Input, SCLK Rise/Fall Time	t$_{r:in}$ / t$_{f:in}$		20+0.1C$_b$	-	300	ns
Input Spike Suppression	t$_{sp}$		-	-	50	ns
SCLK, SDIO Capacitive Loading	C$_b$		-	-	50	pF
Digital Input Pin Capacitance					5	pF

Figure 6-1. I^{2}C Interface Write Timing Diagram

Figure 6-2. I^{2}C Interface Read Timing Diagram

7   Pins Description

Figure 7-1. SOP16 Top View

Table 7-2   RDA5807SP SOP16 Pins Description

| SYMBOL	PIN	DESCRIPTION
GND	2,3,5,6,11,14	Ground. Connect to ground plane on PCB
FMIN	4	FM single input
RCLK	9	32.768KHz reference clock input
VDD	10	Power supply
LOUT,ROUT	12,13	Right/Left audio output
SCLK	7	Clock input for serial control bus
SDA	8	Data input/output for serial control bus
GPIO1,GPIO2,GPIO3	1,16,15	General purpose input/output

Table 7-2   Internal Pin Configuration

SYMBOL	PIN	DESCRIPTION
FMIN	4	
RCLK	9	
SCLK/SDA	7/8	
GPIO1/GPIO2/GPIO3	1/16/15	

8   Application Diagram

8.1   Audio Loading Resistance Lower than 32Ω & SOP16 Application:

Figure 8-2. RDA5807SP SOP16 FM Tuner Application Diagram

8.1.1   Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5807SP SOP16	Broadcast FM Radio Tuner	RDA
J1		Common 32Ω Resistance Headphone	
L1/C2	100nH/24pF	LC Chock for LNA Input	Murata
C4,C5	125μF	Audio AC Couple Capacitors	Murata
C1	24nF	Power Supply Bypass Capacitor	Murata
F1/F2	1.5K@100MHz	FM Band Ferrite	Murata

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA.   Page 10 of 15

www.DataSheet4U.com

9   Package Physical Dimension

*Figure 9-1* illustrates the package details for the RDA5807SP. The package is lead-free and RoHS-compliant.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	9.800	10.200	0.386	0.402
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
Θ	1˚	7˚	1˚	7˚
L	0.400	1.270	0.016	0.050

Figure 9-1. 16 PIN SOP

10 PCB Land Pattern：

Figure 10-1.Classification Reflow Profile

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average Ramp-Up Rate (T_{Smax} to T_p)	3 ^{o}C/second max.	3 ^{o}C/second max.
Preheat -Temperature Min (T_{smin}) -Temperature Max (T_{smax}) -Time (t_{smin} to t_{smax})	100 ^{o}C 100 ^{o}C 60-120 seconds	150 ^{o}C 200 ^{o}C 60-180 seconds
Time maintained above: -Temperature (T_L) -Time (t_L)	183 ^{o}C 60-150seconds	217^{o}C 60-150 seconds
Peak /Classification Temperature(T_p)	See Table-II	See Table-III
Time within 5 ^{o}C of actual Peak Temperature (t_p)	10-30 seconds	20-40 seconds
Ramp-Down Rate	6 ^{o}C/second max.	6 ^{o}C/seconds max.
Time 25 ^{o}C to Peak Temperature	6 minutes max.	8 minutes max.

Table-I Classification Reflow Profiles

Package Thickness	Volume mm^3 <350	Volume mm^3 ≥350
<2.5mm	240 + 0/-5 ^{o}C	225 + 0/-5 ^{o}C
≥2.5mm	225 + 0/-5 ^{o}C	225 + 0/-5 ^{o}C

Table – II SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm^3 <350	Volume mm^3 350-2000	Volume mm^3 >2000
<1.6mm	260 + 0 ^{o}C *	260 + 0 ^{o}C *	260 + 0 ^{o}C *
1.6mm – 2.5mm	260 + 0 ^{o}C *	250 + 0 ^{o}C *	245 + 0 ^{o}C *
≥2.5mm	250 + 0 ^{o}C *	245 + 0 ^{o}C *	245 + 0 ^{o}C *
*Tolerance : The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature(this mean Peak reflow temperature + 0 ^{o}C. For example 260+ 0 ^{o}C) at the rated MSL Level.			

Table – III Pb-free Process – Package Classification Reflow Temperatures

Note 1: All temperature refer topside of the package. Measured on the package body surface.

Note 2: The profiling tolerance is + 0 ^{o}C, - X ^{o}C (based on machine variation capability)whatever

is required to control the profile process but at no time will it exceed – 5 ^{o}C. The producer assures process compatibility at the peak reflow profile temperatures defined in Table –III.

Note 3: Package volume excludes external terminals(balls, bumps, lands, leads) and/or non integral heat sinks.

Note 4: The maximum component temperature reached during reflow depends on package the thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD package may sill exist.

Note 5: Components intended for use in a "lead-free" assembly process **shall** be evaluated using the "lead free" classification temperatures and profiles defined in Table-I II III whether or not lead free.

ADD   A   12F
    T   0755-26644310   F   0755-26401551
    E   al pguo@126. com
    www.nayuan. com.cn

RoHS Compliant

The product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE), and are therefore considered RoHS compliant.

ESD Sensitivity

Integrated circuits are ESD sensitive and can be damaged by static electricity. Proper ESD techniques should be used when handling these devices.

ADD   A   12F
  T   0755-26644310   F   0755-26401551
  E   alpguo@126.com
  www.nayuan.com.cn