

# Verifying Optimizers for Concurrent Programs on Promising semantics

ANONYMOUS

## ACM Reference Format:

Anonymous. 2018. Verifying Optimizers for Concurrent Programs on Promising semantics. *Proc. ACM Meas. Anal. Comput. Syst.* 37, 4, Article 111 (August 2018), 102 pages. <https://doi.org/10.1145/1122445.1122456>

## 1 INTRODUCTION

Code optimizers are important components in compilations. Correct code optimizer requires that the target program generated preserve the semantics of the source program. Proving the correctness of code optimizers in compiler is usually difficult than proving the translation pass, which translates the program implemented in one language to another one, since the memory accesses in the source program may be modified during optimizations. In this document, we discuss the correctness proof of the optimizers for the concurrent programs under *promising semantics* [11] as shown in Fig. 1. At present, there are some works of proving the correctness of




Fig. 1. What do we focus on in this work

code optimization algorithms in compilers for sequential programs [6, 17, 19], but there is not much discussion about how to prove the correctness of optimizers for concurrent programs under weak memory models.

- Jiang, et al. [7] develop CASCompCert for correct compilation of the data-race-free concurrent program. However, the concurrent program that they focused on is defined under SC memory model [10]. The behaviors of some atomic memory accesses defined in C11 [1] can not be depicted under SC memory model. For example, we can not define the behaviors of the atomic release write and the atomic acquire read on SC memory model. The following program behavior that is well-defined under C11 can not be generated under SC memory model.

$$\begin{array}{l} x_{rel} := 1; \\ r_1 := y_{acq}; \text{ //0} \end{array} \parallel \begin{array}{l} y_{rel} := 1; \\ r_1 := x_{acq}; \text{ //0} \end{array}$$

Author's address: Anonymous.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [permissions@acm.org](mailto:permissions@acm.org).

© 2018 Association for Computing Machinery.

2476-1249/2018/8-ART111 \$15.00

<https://doi.org/10.1145/1122445.1122456>

Moreover, the simulation in CASCompCert preserves the data race freedom in source programs. Thus, the simulation in CASCompCert can not prove the some optimizers, such as *loop invariant code motion* in LLVM, which may introduce read-write race during code optimization.

- Ševčík, et al. [15] develops CompCertTSO. However, the TSO memory model is still a strong memory model and the source programs defined on TSO memory model can not be compiled to efficient ARM or Power programs. Moreover, CompCertTSO relies on a strong simulation relation, which requires that the source and the target always generate the same memory accesses. Such restriction is too strong and many common optimizations, like eliminating redundant reads/writes and instruction reordering, can break it. For example, the following constant propagation optimization that eliminates redundant memory accesses can not be proved by the simulation relation in CompCertTSO.


$$\begin{array}{l} x_{na} := 2; \\ r := x_{na}; \end{array} \quad \rightsquigarrow \quad \begin{array}{l} x_{na} := 2; \\ r := 2; \end{array}$$

The constant propagation in CompCertTSO only optimizes the operations on registers.

- Most of the weak memory models for platform-independent concurrent programming language are axiomatic models [1, 3, 9]. They express the concurrency semantics in terms of global properties of complete execution. It makes them difficult to be used in the correctness proof of compilers, if we want to achieve modular reasoning.
- Promising semantics [5, 8, 11] is an operational model. The work of promising semantics defines a simulation relation to validate many code transformations for adjacent instructions. Their simulation is simple and may be applied to prove the correctness of some optimization algorithms. However, the relation between the target and source memory in their simulation is fixed. It is often too strong and causes that it is difficult to apply it to prove the correctness of the some code optimization algorithms. For example, their simulation relation restricts that each message in the target memory has a corresponding message with the same timestamp in the memory of the source program. We show that maintaining such restriction is not a trivial task in proving the correctness of some optimization algorithms. in the following. The below is an example of dead code elimination optimization.

$$\begin{array}{l} \text{while}(r_1 < r_2) \{ \\ \quad x_{na} := 1; \\ \quad r_1 := r_1 + 1; \\ \} \\ x_{na} := 2; \end{array} \quad \rightsquigarrow \quad \begin{array}{l} \text{while}(r_1 < r_2) \{ \\ \quad \text{skip}; \\ \quad r_1 := r_1 + 1; \\ \} \\ x_{na} := 2; \end{array}$$

In order to maintain such restriction that the timestamp of the message generated by the instruction " $x_{na} := 2$ " in the target program equals to the timestamp of the message generated by the instruction " $x_{na} := 2$ " in the source program, we can not establish the simulation relation between the target and source programs as the following form, since the source program will generate some messages about " $x_{na} := 1$ " before executing " $x_{na} := 2$ " and cause the timestamp of the message generated by " $x_{na} := 2$ " in the target program greater than the message generated by  $x_{na} := 2$  in the source program.



- Vafeiadis, et al. [18] discuss the validation of many standard compiler optimizations on C/C++11 memory model. Soham Chakraborty and Viktor Vafeiadis [3] validates compiler optimizations on LLVM memory model. Ševčík [4] assumes that the transformed program runs sequentially consistently and present the correctness of compiler optimizations under the data race freedom assumption. However, these work focus on whether standard compiler optimizations, such as eliminating redundant reads/write and instruction reordering, are valid under the specific memory models. They do not discuss how to use their conclusions to prove concrete code optimization algorithms. Their works are mainly used to validate, for a source program, whether the optimizer does a correct optimization on it, e.g., [2, 12].
- There are many works [9, 11, 13, 14] that discuss and prove the correctness of compilation from concurrent programming languages with weak memory consistency semantics, such as promising semantics and C11 memory model, to mainstream multi-core architectures, such as x86TSO, ARM and POWER, by standard compilation schemes. However, the standard compilation schemes just map the high-level primitives to instructions of major modern architectures directly and do not include any code optimizations.

In this work, we consider how to prove the correctness of the optimizers about concurrent programs under *promising semantics*, since it is an operational memory model, whose definition does not rely on complete executions of programs, and has been proved to validate many code transformations for adjacent instructions, as well as standard compilation schemes to x86-TSO, ARM and Power. We focus on proving the the correctness of the optimization passes for two reasons.

- (1) A compile usually has optimization pass and translation pass. Optimizations pass can modify the memory accesses in the source program during optimization. However, translation passes plays a role to transform a program in one language to a form in another language. It usually does not modify the memory accesses in the source program. Thus, from the perspective of memory accesses in the program compiled, the translation pass, which does identity optimizations on memory accesses in the source program, can be regarded as a special case of the optimization pass.
- (2) Correctness translation from the programs in promising semantics to major modern architectures has been discussed in many previous work, e.g., [14].

In this document, we will do the following contributions.

- (1) We find that promising semantics can be converted to a non-preemptive semantics, which does not permit the thread switching and the promise step of the current thread after the execution of non-atomic steps as the following shown. Here, "**let**  $\pi$  **in**  $f_1 \parallel f_2$ " means two threads, one starting from the entry  $f_1$  in the code  $\pi$  and the other starting from the entry  $f_2$  in the code  $\pi$ , executing under promising semantics, and "**let**  $\pi$  **in**  $f_1 \mid f_2$ " means that such two threads execute under our non-preemptive semantics.

$$\mathbf{let} \pi \mathbf{in} f_1 \parallel f_2 \approx \mathbf{let} \pi \mathbf{in} f_1 \mid f_2$$

Proving the correctness of the code optimizers under the non-preemptive semantics can provide some convenience for us, since the non-preemptive semantics is simpler than promising semantics and there is no interaction with the environment after the execution non-atomic accesses in such non-preemptive semantics. In this work, we only consider the code optimizations on non-atomic memory accesses. GCC does nothing optimizations on the atomic memory accesses. As for LLVM, we only find that it does optimizations on the atomic memory accesses in *register promotion*. However, register promotion only optimizes the accesses on the memory locations, which are thread-local.

- (2) We define a thread-local simulation relation under the non-preemptive semantics to prove the correctness of the compiler optimizations that we care about. Our thread-local simulation has the following advantages:
  - It is defined under the non-preemptive semantics, which is simpler than promising semantics. This can simplify the definition of our thread-local simulation and the correctness proof of some code optimizations,

such as instruction reordering, since we only need to consider the interaction between the current thread and the environment at specific program points.

- The invariant  $I$  for shared memory in our thread-local simulation is general and can be instantiated in proving specific code optimization algorithms. Thus, in proving optimizers that do not eliminate write operations, like common subexpression elimination and instruction reordering, the invariant for shared memory can be simple. The memory in target program and source program can be strictly equal and it can simplify our proof.
- Our thread-local simulation is *parallel compositional* as the following shown, if the source program is *write-write race free* on non-atomic memory accesses (shown as  $\text{ww-RF}(S_1 \mid S_2)$ ).

$$(I \vdash \pi_t(f_1) \preceq \pi_s(f_1) \wedge I \vdash \pi_t(f_2) \preceq \pi_s(f_2) \wedge \text{ww-RF}(\text{let } \pi_s \text{ in } f_1 \mid f_2)) \\ \implies \text{let } \pi_t \text{ in } f_1 \mid f_2 \preceq \text{let } \pi_s \text{ in } f_1 \mid f_2$$

Our work does not consider the multi-language linking.

- We show that our thread-local simulation is able to prove the correctness of common code optimization algorithms for eliminating redundant reads/writes and instruction reordering.
- (3) We formulate the correctness of the optimizers for concurrent programs defined under promising semantics. We need to require the source programs does not contain *write-write race* on non-atomic memory accesses (defined by plain memory accesses in promising semantics) in formulating the correctness of the optimizers as the following form.

$$\forall \pi_t, \pi_s. (\text{Optimizer}(\pi_s) = \pi_t \wedge \text{ww-RF}(\text{let } \pi_s \text{ in } f_1 \parallel f_2)) \\ \implies \text{let } \pi_t \text{ in } f_1 \parallel f_2 \subseteq \text{let } \pi_s \text{ in } f_1 \parallel f_2$$

And we provide a verification framework, which we will give more introductions to in the following, in Fig. 2 to present how to establish the correctness of the optimizers. The reason that we permit that source programs have read-write data race, is that some optimizers, such as loop invariant code motion in LLVM, may introduce read-write data race on non-atomic memory accesses in optimization. Our thread-local simulation is able to preserve the write-write race freedom to make the correctness of optimizer *transitive*.

- (4) We use our method to prove three common algorithms of compiler optimizations in our work. (1) *common subexpression elimination*, which is responsible for eliminating redundant reads in programs; (2) *dead code elimination*, a code optimization to eliminate redundant writes in programs; (3) *loop invariant code motion*, which recognizes computations in loops that produce the same value on every iteration of the loop and moves them out of the loop. The loop invariant code motion, like the algorithm in LLVM, may introduce read-write data race on non-atomic memory accesses in optimization. Thus, this explains why our work allows the source program to exit read write data race. The algorithms of common subexpression elimination and dead code elimination in our work are implemented based on the implementations of common subexpression elimination and dead code elimination in CompCert [6]. And the algorithm of loop invariant code motion is implemented based on the algorithm in Steven S. Muchnick's textbook on code optimizations [16]. However, we extend these code optimization algorithms in our work, since we consider the code optimizations across atomic memory accesses and need to handle the atomic memory access operations in the program. Below, we give some examples to show that the code optimizations can across the atomic memory accesses. Some of those optimizations have already been observed in the LLVM.

$\begin{array}{l} x_{na} := 4; \\ r := y_{acq}; \\ x_{na} := 2; \end{array}$	$\xrightarrow{DCE}$	$\begin{array}{l} \text{skip}; \\ r := y_{acq}; \\ x_{na} := 2; \end{array}$	$\xrightarrow{CSE}$	$\begin{array}{l} r_1 := x_{na}; \\ y_{rel} := 1; \\ r_2 := x_{na}; \end{array}$	$\xrightarrow{CSE}$	$\begin{array}{l} r_1 := x_{na}; \\ y_{rel} := 1; \\ r_2 := r_1; \end{array}$
(* Not observed in LLVM *)			(* Not observed in LLVM *)			




Fig. 2. Proof sketch

```

while(r < 10) {
  xrlx := 1;
  r1 := yna;
  r := r + 1;
}

LICM
while(r < 10) {
  t := yna;
  xrlx := 1;
  r1 := t;
  r := r + 1;
}

(* Observed in LLVM *)

```

We also show that our thread-local simulation is able to support verifying the correctness of *instruction reordering* optimizations.

In this work, we focus on the correctness proof the code optimizations for eliminating redundant reads/writes and instruction reordering. We do not discuss the code optimizations on stack memory, such as *function inline*, *tail call*, *register promotion* and *register allocation&spilling*. The reason is that, if we do not consider the escape of the stack pointer of a thread to another thread, the stack memory is thread-local. It is plausible that we can convert the part of the thread-local memory of a thread to a form of partial mapping from memory locations to variables and let it be the local state of the thread. The interfering of the environment does not influence these code optimizations.

We establish a verification framework in Fig. 2. We define a non-preemptive semantics, which equals to promising semantics as shown in the step ⑤ in Fig. 2, and do the correctness proof of optimizers on such non-preemptive semantics. A well-defined optimizer should ensures that each source thread can establish the thread-local simulation with its corresponding target thread, shown as the step ②. Our thread-local simulation is compositional under the write-write race freedom assumption and can preserve the write-write race free property as shown in the step ③. We require that our thread-local simulation preserves the write-write race freedom, since we need to make sure that the correctness of the optimization is transitive. The whole program simulation ensures the refinement relation between the source and target programs under the non-preemptive

semantics as shown in the step ④. From the equivalence between promising semantics and the non-preemptive semantics, we establish the correctness of optimizers for concurrent programs with promising semantics.


In the following, we give more introductions to our approach to establish the correctness of optimizers for concurrent programs defined under promising semantics.

- **Why we define the thread-local simulation on the non-preemptive semantics?** As we have introduced, the non-preemptive semantics does not permit the thread switching and the promise step of the current thread after the execution of non-atomic steps. Such simplification can simplify our work in defining the thread-local simulation in two points.
  - (1) The thread-local simulation should include an invariant for shared memory in target and source programs to depict the interaction with the environments. Defining the thread-local simulation on the non-preemptive semantics allows us to maintain the invariant in specific program points.
  - (2) Since we only consider the code optimization on non-atomic memory accesses, we can define the thread-local simulation about thread steps in such a simple form, which says that, if the target thread takes a non-atomic step, the source thread also takes some non-atomic steps to preserve the thread-local simulation; and if the target thread takes an atomic or promise step, the source thread also takes an atomic step or some promise steps to preserve the thread-local simulation.


We use the following *instruction reordering* transformation to show that such two advantages can simplify the proof of some code optimizations.

$$\begin{array}{l} r := x_{na}; \\ y_{na} := 2; \\ \text{print}(r); \end{array} \parallel \begin{array}{l} x_{na} := 3; \end{array} \quad \rightsquigarrow \quad \begin{array}{l} y_{na} := 2; \\ r := x_{na}; \\ \text{print}(r); \end{array} \parallel \begin{array}{l} x_{na} := 3; \end{array}$$

For the source program, we call the thread on the left side  $S_1$  and the thread on the right side  $S_2$ . For the target program, we call the thread on the left side  $T_1$  and the thread on the right side  $T_2$ . We try to establish the thread-local upward simulation between  $S_1$  and  $T_1$ . We define a simply invariant  $I$ , which just say that the memory in the target program and in the source program are strictly equal. Consider that  $T_1$  executes " $y_{na} := 2$ " first as the following shown.



If we want to take advantage (2) shown above,  $S_1$  should not take any step. The reason is that  $S_1$  need to execute " $r := x_{na}$ " first, but it can not make sure which message it should read before  $T_1$  executing " $r := x_{na}$ ". Let  $S_1$  take zero step at this moment will break the invariant  $I$  introduced previously, since the execution of " $y_{na} := 2$ " in  $T_1$  will generate a new message in the target memory and cause the memory in target and source programs no longer the same. Thus, if we define the thread-local simulation on a preemptive semantics, which permits the interaction with the environments of the current thread in any program point, a problem will arise, since defining a thread-local simulation on a preemptive semantics requires us to maintain the invariant for shared memory in any program point. However, we can establish the thread-local simulation in our work, which is defined under the non-preemptive semantics, between  $S_1$  and  $T_1$  as the following shown.




The invariant  $I$  only need to be reestablished after the execution of " $\text{print}(r)$ ", and the interactions with the environment of  $S_1$  and  $T_1$  do not need to be considered in proving the reordering of " $r := x_{na}; y_{na} := 2$ ". The interactions with the environment only need to be considered after the instruction reordering proof and after the execution of " $\text{print}(r)$ ".

- **Why we require the write-write race freedom assumption?** The write-write race freedom on non-atomic memory accesses assumption plays an important role in proving that our thread-local simulation is able to compose to a whole program simulation (shown as ③ in Fig. 2). The reason is that whole program step (called machine step in promising semantics) in promising semantics includes two components: (1) the current thread takes some steps; (2) after these steps, the promises of the current thread is *consistent* (or *certified*). The whole program step has the following form and we use  $\mathcal{TP}$  to represent the thread pool

$$\frac{(\mathcal{TP}(t), M) \longrightarrow (TS', M') \quad \text{consistent}(TS', M')}{(\mathcal{TP}, t, M) \Longrightarrow (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, M')}$$

The promise consistency certification (shown as  $\text{consistent}(TS', M')$ ) ensures that the current thread  $t$  is able to fulfill all its promises when executing in isolation. However, the certification does not start from the current memory  $M'$ . It starts from a capped memory [5] constructed from  $M'$ . In such construction, all timestamps intervals between existing messages are blocked by reservations. However, this will arise a problem in our work. The whole program simulation in our work has the following form, which is defined on the whole program step.



If the target program takes a whole program step, the source program can take some whole program steps and preserve the whole program simulation. From the definition of the whole program step, in the proof of the compositionality of our thread-local simulation, we need to prove that, if the current target thread can reach a thread configuration whose promises can be certified, the current source thread can also take some steps to a thread configuration whose promises can be certified. However, the problem here is that our thread-local simulation is defined from the current memory, but the promise certification starts from the capped memory. Thus, our thread-local simulation can not ensure the property which says, if the promises of the current target thread can be certified, the promises of the current source thread can also be certified.

$$\neg((\text{consistent}(T) \wedge I \vdash T \preceq S) \Longrightarrow \text{consistent}(S))$$

Thus, we introduce the write-write race freedom assumption. And our thread-local simulation can make sure such property with the write-write race freedom assumption. The write-write race freedom forbids the following execution inserting messages using the timestamp intervals between existing messages, since



the capped memory blocks these timestamps.

$$(\text{consistent}(T) \wedge I \vdash T \preceq S \wedge \text{ww-RF}(S)) \implies \text{consistent}(S)$$

**It means that a thread from a write-write-race-free program can certify promises (for non-atomic writes) against the current memory instead of the capped memory.**

Intuitively a *write-write race* means that two threads both (non-atomically) write to the same location, and neither write happens before the other. So, write-write race freedom forbids a thread  $t$  to write to a location when the memory contains a write of the same location made by another thread  $t'$  and unobserved by  $t$ . This gives the same technical effect as the capped memory:  $t$  cannot write a message  $m$  when the memory already contains another message  $m'$  at the same location with a higher timestamp written by  $t'$ . We show that our thread-local simulation preserves the promises certification under write-write race freedom assumption and how a thread from a write-write-race-free program can certify promises (for non-atomic writes) against the current memory instead of the capped memory in details in Sec. 8.3.

- **Why we permit read-write data race?** The reason that we permits read-write race is that some optimizations, like *loop invariant code motion* in LLVM, may introduce read-write race in the target program during optimization. The following is an example of loop invariant code motion that will be performed in LLVM.

$$\begin{array}{c}
 x_{na} := 20; \\
 y_{rel} := 1; \\
 z_{na} := 5;
 \end{array}
 \left\| \begin{array}{l}
 r := y_{acq}; \\
 \text{if}(r == 1) \{ \\
 \quad r_1 := x_{na}; \\
 \quad \text{while}(r_1 < 10) \{ \\
 \quad \quad r_2 := z_{na}; \\
 \quad \quad r_1 := r_1 + 1; \\
 \quad \} \\
 \}
 \end{array} \right. \rightsquigarrow \begin{array}{c}
 x_{na} := 20; \\
 y_{rel} := 1; \\
 z_{na} := 5;
 \end{array}
 \left\| \begin{array}{l}
 r := y_{acq}; \\
 \text{if}(r == 1) \{ \\
 \quad r_1 := x_{na}; \\
 \quad r' := z_{na}; \\
 \quad \text{while}(r_1 < 10) \{ \\
 \quad \quad r_2 := r'; \\
 \quad \quad r_1 := r_1 + 1; \\
 \quad \} \\
 \}
 \end{array}$$

In the source program, the thread on the right side will not execute " $r_2 := z_{na}$ ", since the thread will never entry the loop. However, we can find that, after the loop invariant code motion optimization, there are read-write data race on accessing the variable  $z$  between two threads.

The method in CASCompCert does not support proving the correctness of loop invariant code motion in such form, since this method requires the data race freedom property of the source program preserves during compilation.


- **How to make our thread-local simulation ensure write-write race freedom preserving?** As shown in Fig. 2, our thread-local simulation is able to preserve the write-write race freedom. Thus, our thread-local simulation needs to restrict that the memory locations written by the execution of the target program should be the same or fewer than the execution of the source program and we introduce a delay set in the thread-local simulation to ensure such restriction. The delay set records the memory locations that has been written by the target thread but not by the source thread. Each memory location in the delay set also has an index, which restricts that the source thread has to write such memory location in finite steps. Consider the following instruction reordering transformation.

$$\begin{array}{c}
 r := x_{na}; \\
 y_{na} := 2;
 \end{array}
 \rightsquigarrow
 \begin{array}{c}
 y_{na} := 2; \\
 r := x_{na};
 \end{array}$$

We establish the thread-local simulation between the target and source programs in the above transformation. Consider that the delay set is  $\mathcal{D}$  before the instruction reordering proof. In the first step, the target thread executes " $y_{na} := 2$ " and the source thread does not execution. We records the variable  $y$  in the delay



set and an index  $i$  to restrict that the source thread has to write the variable  $y$  in  $i$  steps. In the next step, the source thread executes " $y_{na} := 2$ " and is able to remove the variable  $y$  in the delay set.



## 2 LANGUAGE

We define the language used to do optimizations in this section. We call the language shown in this section *concur-SimpRTL*. We will show its syntax and transition on the thread-local state in the following.

### 2.1 Syntax of *concur-SimpRTL*

$$\begin{aligned}
 (\text{Fid}) \quad f &\in \mathbb{N} & (\text{Lab}) \quad l &\in \mathbb{N} & (\text{Var}) \quad x, y, z &::= \dots \\
 (\text{Val}) \quad v &\in \text{Int32} \\
 (\text{Expr}) \quad e &::= r \mid v \mid e + e \mid e - e \mid e * e \\
 (\text{Instr}) \quad c &::= r := e \mid r := x_{or} \mid x_{ow} := e \mid \text{skip} \mid \text{print}(e) \\
 &\quad \mid r := \text{CAS}_{or, ow}(x, e_r, e_w) \\
 &\quad \mid \text{fence-rel} \mid \text{fence-acq} \mid \text{fence-sc} \\
 (\text{BBlock}) \quad B &::= c, B \mid \text{jmp } l \mid \text{call}(f, l_{ret}) \mid \text{be } e, l_1, l_2 \mid \text{return} \\
 (\text{Cdhp}) \quad C &\in \text{Lab} \rightarrow \text{BBlock} & (\text{FunDef}) \quad Fd &::= (C, l) \\
 (\text{Code}) \quad \pi &\in \text{Fid} \rightarrow \text{FunDef} \\
 (\text{VarType}) \quad \iota &\in \mathcal{P}(\text{Var}) \\
 (\text{Prog}) \quad \mathbb{P} &::= \text{let } (\pi, \iota) \text{ in } f_1 \parallel \dots \parallel f_n
 \end{aligned}$$

Fig. 3. Syntax of *concur-SimpRTL* language

We define the syntax of the language in Fig. 3. The instantiation of the code  $\pi$  is defined as a partial mapping from the identifier of the function to the definition of the code heap. The definition of the function  $Fd$  is a tuple that includes the code heap  $C$ , and the entry  $l$  of the function. The code heap  $C$  is a set of the basic block  $B$ , which is a sequence of instructions. We define a set  $\iota$  to record the set of variables that can be performed atomic memory accesses. Achieving such set is not a difficult task. For example, the C programs use the keyword "`_Atomic`" to present the variables that can perform atomic memory accesses; the Java programs have some classes for atomic memory accesses, such as "`AtomicInteger`", or we can use the keyword "`volatile`"; Rust also has a number of atomic types, such as "`AtomicBool`" and "`AtomicU16`". **Technically, dividing the locations into the atomic locations and the non-atomic locations also plays an important role in proving that our thread-local simulation ensures the preservation of the promise certification under the write-write race freedom assumption. We explain such point in Sec. 8.3.**

We instantiate the thread local state in Fig. 4. The instantiation of the thread local state  $\sigma$  is a tuple includes: the register file  $R$ , the current basic block  $B$ , the current code heap  $C$ , the continuation  $K$  and the set of functions  $\pi$ . The continuation  $K$  records the levels of function calls. Each level of continuation  $K$  is a tuple, which includes the register  $r$  to save the return value, and the register file  $R$  and the code heap  $C$  of the caller.

### 2.2 Thread-local transition

We define the thread-local transition of *concur-SimpRTL* language in Fig. 5, which has the form of " $\sigma \xrightarrow{te} \sigma'$ ". Some auxiliary definitions used in defining the thread local transition are shown below. The register file in the initial state of the execution of a function has the following form.

$$R_{\perp} ::= \lambda r.0$$

$$\begin{aligned}
(Cont) \quad K &::= \epsilon \mid (R, B, C) :: K & (RegFile) \quad R &\in Reg \rightarrow Val \\
(ThrdLocSt) \quad \sigma &::= (R, B, C, K, \pi)
\end{aligned}$$

Fig. 4. Thread local state of concur-SimpRTL language

$$\begin{array}{c}
\frac{B = (r := e) :: B' \quad R' = R\{r \rightsquigarrow \llbracket e \rrbracket_R\}}{(R, B, C, K, \pi) \xrightarrow{\tau} (R', B', C, K, \pi)} \quad \frac{B = (r := x_{o_r}) :: B' \quad R' = R\{r \rightsquigarrow v\}}{(R, B, C, K, \pi) \xrightarrow{R(o_r, x, v)} (R', B', C, K, \pi)} \\
\frac{B = (x_{o_w} := e) :: B' \quad \llbracket e \rrbracket_R = v}{(R, B, C, K, \pi) \xrightarrow{W(o_w, x, v)} (R, B', C, K, \pi)} \quad \frac{B = (\text{print}(e) :: B') \quad \llbracket e \rrbracket_R = v}{(R, B, C, K, \pi) \xrightarrow{\text{out}(v)} (R, B', C, K, \pi)} \\
\frac{B = (r := \text{CAS}_{o_r, o_w}(x, e_r, e_w)) :: B' \quad \llbracket e_r \rrbracket_R = v'_r \quad \llbracket e_w \rrbracket_R = v_w \quad v_r = v'_r \quad R' = R\{r \rightsquigarrow 1\}}{(R, B, C, K, \pi) \xrightarrow{U(o_r, o_w, x, v_r, v_w)} (R', B', C, K, \pi)} \quad \frac{B = (r := \text{CAS}_{o_r, o_w}(x, e_r, e_w)) :: B' \quad \llbracket e_r \rrbracket_R = v'_r \quad \llbracket e_w \rrbracket_R = v_w \quad v_r \neq v'_r \quad R' = R\{r \rightsquigarrow 0\}}{(R, B, C, K, \pi) \xrightarrow{R(o_r, x, v_r)} (R', B', C, K, \pi)} \\
\frac{B = \text{call}(f, l_{ret}) \quad \pi(f) = (C_0, l_0) \quad B_0 = C_0(l_0) \quad B' = C(l_{ret}) \quad K_0 = (R, B', C) :: K}{(R, B, C, K, \pi) \xrightarrow{\tau} (R_\perp, B_0, C_0, K_0, \pi)} \\
\frac{B = \text{return} \quad K = (R_0, B_0, C_0) :: K_0}{(R, B, C, K, \pi) \xrightarrow{\tau} (R_0, B_0, C_0, K_0, \pi)} \quad \frac{B = \text{return}}{(R, B, C, \epsilon, \pi) \xrightarrow{\tau} \text{done}} \\
\frac{B = \text{fence-rel} :: B'}{(R, B, C, K, \pi) \xrightarrow{F_{rel}} (R, B', C, K, \pi)} \quad \frac{B = \text{fence-acq} :: B'}{(R, B, C, K, \pi) \xrightarrow{F_{acq}} (R, B', C, K, \pi)} \\
\frac{B = \text{fence-sc} :: B'}{(R, B, C, K, \pi) \xrightarrow{F_{sc}} (R, B', C, K, \pi)} \quad \frac{B = \text{jmp } l \quad C(l) = B'}{(R, B, C, K, \pi) \xrightarrow{\tau} (R, B', C, K, \pi)} \\
\frac{B = \text{be } e, l_1, l_2 \quad \llbracket e \rrbracket_R = v \quad (v = 0 \wedge C(l_1) = B') \vee (v \neq 0 \wedge C(l_2) = B')}{(R, B, C, K, \pi) \xrightarrow{\tau} (R, B', C, K, \pi)}
\end{array}$$

Fig. 5. Thread local transition of concur-SimpRTL language

We instantiate the initialization function.

$$\text{Init}(\pi, f) ::= \begin{cases} (R_\perp, B, C, \epsilon, \pi) & \text{if } \pi(f) = (C, l) \text{ and } C(l) = B \\ \text{undef} & \text{otherwise} \end{cases}$$

$$\begin{aligned}
(\text{Time}) \quad f, t &::= \mathbb{Q} \\
(\text{TimeMap}) \quad T, S &\in \text{Var} \rightarrow \text{Time} \\
(\text{View}) \quad V &\in \{(T_{\text{na}}, T_{\text{rlx}}) \mid \forall x \in \text{Var}. T_{\text{na}}(x) \leq T_{\text{rlx}}(x)\} \\
(\text{Message}) \quad m &\in \{\langle x : v@(\underline{f}, t], V \rangle \mid (f < t \vee f = t = 0) \vee V.T_{\text{rlx}}(x) \leq t\} \\
&\quad \cup \{\langle x : (f, t] \rangle \mid f < t\} \\
(\text{Mem}) \quad M, P &\in \mathcal{P}(\text{Message})
\end{aligned}$$

Fig. 6. The memory defined as a message pool

### 3 PROMISING SEMANTICS

In this section, we define the semantics of concur-SimpRTL language based on *promising semantics*, which is taken from Lee, et al. [11].

We first give the definition of the memory. The memory in promising semantics is defined as a message pool. We define the memory formally in Fig. 6. The message in the memory has two types: concrete message (in the form of " $\langle x : v@(\underline{f}, t], V \rangle$ ") and reservation message (in the form of " $\langle x : (f, t] \rangle$ "). And We define the following notations for message.

$$\begin{aligned}
m.\text{var} &::= x && \text{if } m \in \{\langle x : \_@(\_, \_], \_ \rangle, \langle x : (\_, \_] \rangle\} \\
m.\text{from} &::= f && \text{if } m \in \{\langle \_ : \_@(\underline{f}, \_], \_ \rangle, \langle \_ : (f, \_] \rangle\} \\
m.\text{to} &::= t && \text{if } m \in \{\langle \_ : \_@(\_, t], \_ \rangle, \langle \_ : (\_, t] \rangle\} \\
m.\text{val} &::= v && \text{if } m = \langle \_ : v@(\_, \_], \_ \rangle \\
m.\text{view} &::= V && \text{if } m = \langle \_ : \_@(\_, \_], V \rangle
\end{aligned}$$

Two messages  $m_1$  and  $m_2$  are *disjoint*, denoted by  $m_1 \# m_2$ , if they have different locations or disjoint timestamp intervals:

$$\begin{aligned}
m_1 \# m_2 &::= m_1.\text{var} \neq m_2.\text{var} \vee \\
&\quad m_1.\text{to} < m_2.\text{from} \vee m_2.\text{to} < m_1.\text{from}
\end{aligned}$$

Two sets  $M_1$  and  $M_2$  of messages are disjoint, denoted by  $M_1 \# M_2$ :

$$M_1 \# M_2 ::= \forall m_1 \in M_1, m_2 \in M_2. m_1 \# m_2.$$

We write  $M(x)$  for the sub-memory of the messages whose location is  $x$ , and  $\tilde{M}$  for the set of concrete messages in  $M$ .

$$\begin{aligned}
M(x) &::= \{m \in M \mid m.\text{var} = x\} \\
\tilde{M} &::= \{m \in M \mid m = \langle \_ : \_@(\_, \_], \_ \rangle\}
\end{aligned}$$

Given a timemap  $T$  and a memory  $M$ , we write  $T \in M$  if the views of memory locations in  $T$  are in memory  $M$ .

$$\begin{aligned}
T \in M &::= \forall x \in \text{Var}. \exists m \in \tilde{M}. T(x) = m.\text{to} \\
V \in M &::= V.T_{\text{na}} \in M \wedge V.T_{\text{rlx}} \in M
\end{aligned}$$

$$\begin{aligned}
(\text{ThrdView}) \quad \mathcal{V} &\in \{(cur, acq, rel) \mid cur, acq \in \text{View} \\
&\quad \wedge rel \in \text{Var} \rightarrow \text{View} \\
&\quad \wedge (\forall x \in \text{Var}. rel(x) \leq cur \leq acq)\} \\
(\text{ThrdState}) \quad TS &\in \{(\sigma, \mathcal{V}, P) \mid \forall m \in P. \mathcal{V}.cur.T_{rlx}(m.var) < m.to\} \\
(\text{Tid}) \quad t &\in \mathbb{N} \\
(\text{ThrdPool}) \quad \mathcal{TP} &\in \text{Tid} \rightarrow \text{ThrdState} \\
(\text{World}) \quad W &::= (\mathcal{TP}, t, \mathcal{S}, M)^t \\
(\text{MemOrdR}) \quad o_r &::= na \mid rlx \mid acq \quad (\text{MemOrdW}) \quad o_w ::= na \mid rlx \mid rel \\
(\text{ThrdEvt}) \quad te &::= \tau \mid R(o_r, x, v) \mid W(o_w, x, v) \mid U(o_r, o_w, x, v_r, v_w) \mid F_{rel} \mid F_{acq} \mid F_{sc} \\
&\quad \mid out(v) \mid prm \mid ccl \mid rsv \\
(\text{ProgEvt}) \quad pe &::= \tau \mid out(v) \mid sw
\end{aligned}$$

Fig. 7. Program state and Events

Inserting a new message into memory is defined below.

$$M \xleftrightarrow{A} m ::= \begin{cases} M \cup \{m\} & \text{if } \{m\} \# M, \\
& (m = \langle x : \_ @ (f, t], \_ \rangle \implies \\
& \quad \neg(\exists m' \in M. m'.var = x \wedge m'.from = t)) \\
\text{undef} & \text{otherwise} \end{cases}$$

Splitting an existing message is defined below.

$$M \xleftrightarrow{S} m ::= \begin{cases} (M \setminus m) \cup \\ \{m, \langle x : v @ (t', t], V \rangle\} & \text{if } \langle x : v @ (f, t], V \rangle \in M, f \leq t' \leq t \\
\text{undef} & \text{otherwise} \end{cases}$$

where  $m = \langle x : v @ (f, t'], V' \rangle$

The domain of the the memory is a set of pairs of the variable and the timestamp.

$$\text{dom}(M) ::= \{(x, t) \mid \exists m \in M. m.var = x \wedge m.to = t\}$$

We define the program state in Fig. 7. The thread state  $TS$  is a triple, which consists a local state  $\sigma$ , thread view  $\mathcal{V}$  and promises  $P$ . The definition of the local state  $\sigma$  needs to be instantiated in practice. We also define the memory model  $o$ , the thread event  $te$  and the program event  $pe$  in Fig. 7. The program state is a tuple, including the thread pool  $\mathcal{TP}$ , the global timestamp  $\mathcal{S}$  used to depict the semantics of fence-sc, and the memory  $M$ . The program state should be well-defined as shown below.

$$\begin{aligned}
\text{wdSt}(\mathcal{TP}, \mathcal{S}, M) &::= (\forall t \in \text{dom}(\mathcal{TP}). \mathcal{TP}(t).P \subseteq M) \wedge \\
&\quad (\forall t_1, t_2 \in \text{dom}(\mathcal{TP}), t_1 \neq t_2. \mathcal{TP}(t_1).P \# \mathcal{TP}(t_2).P) \wedge \\
&\quad (\forall t \in \text{dom}(\mathcal{TP}). \mathcal{TP}(t).\mathcal{V} \in M) \wedge \mathcal{S} \in M \wedge (\forall m \in M. m.view \in M)
\end{aligned}$$

$$\begin{array}{c}
\text{for any } i \in \{1, \dots, n\}. \text{ Init}(\pi, f_i) = \sigma_i \quad TS_i = (\sigma_i, \mathcal{V}_\perp, \emptyset) \\
\mathcal{TP} = \{1 \rightsquigarrow TS_1, \dots, n \rightsquigarrow TS_n\} \quad t \in \{1, \dots, n\} \quad M = \{\langle x : 0 @ (0, 0], V_\perp \rangle \mid x \in \text{Var}\} \\
\hline
\text{let } (\pi, \iota) \text{ in } f_1 \parallel \dots \parallel f_n \xRightarrow{\text{load}} (\mathcal{TP}, t, \lambda x. 0, M)^t \quad (\text{Load})
\end{array}$$

$$\begin{array}{c}
\frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow^+ (TS', \mathcal{S}', M') \quad \text{consistent}(TS', M', \iota)}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\tau} (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, \mathcal{S}', M')^t} \quad (\tau\text{-step}) \quad \frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \xrightarrow{\text{out}(v)} (TS', \mathcal{S}', M')}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{out}(v)} (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, \mathcal{S}', M')^t} \quad (e\text{-step})
\end{array}$$

$$\frac{t' \in \text{dom}(\mathcal{TP})}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{sw}} (\mathcal{TP}, t', \mathcal{S}, M)^t} \quad (\text{sw-step})$$

$$\frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow \text{done} \quad t' \in \text{dom}(\mathcal{TP} \setminus \{t\})}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{sw}} (\mathcal{TP} \setminus \{t\}, t', \mathcal{S}, M)^t} \quad (\text{thrd-term}) \quad \frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow \text{done} \quad \text{dom}(\mathcal{TP}) = \{t\}}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\tau} \text{done}} \quad (\text{prog-done})$$

$$\frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow^* (TS', \mathcal{S}', M') \quad \iota \vdash (TS', \mathcal{S}', M') \longrightarrow \text{abort}}{(\mathcal{TP}, t, \mathcal{S}, M)^t \Rightarrow \text{abort}} \quad (\text{abort})$$

Fig. 8. Machine step

We start to present the definition of *promising semantics* taken from Lee, et al. [11]. We first give the machine step in Fig. 8. The (Load) rule presents the initialization of the program. The initial view  $V_\perp$  is defined below.

$$V_\perp ::= (\lambda x. 0, \lambda x. 0)$$

Then, we define the thread view in the initial state.

$$\mathcal{V}_\perp ::= (V_\perp, V_\perp, \lambda x. V_\perp)$$

$\text{consistent}(TS, M, \iota)$  holds, *iff* for any  $M_c \in \widehat{M}$ ,

$$\exists TS'. \iota \vdash (TS, \widehat{T}(M), M_c) \longrightarrow^* (TS', \_, \_) \wedge TS'. P = \emptyset$$

where  $\widehat{M}$  is the method to construct the *capped memory*, which is proposed by Cho et al. [5]. We present the definition of constructing *capped memory* in Appendix A.

$$\begin{aligned}
\{x @ t\} &::= V_{\perp} \{x \rightsquigarrow t\} & T_1 \sqcup T_2 &::= \{x \rightsquigarrow t \mid t = \max(T_1(x), T_2(x))\} \\
V_1 \sqcup V_2 &::= (V_1.T_{na} \sqcup V_2.T_{rlx}, V_1.T_{na} \sqcup V_2.T_{rlx})
\end{aligned}$$
  

$$\begin{array}{c}
o = na \implies cur.T_{na}(x) \leq t \\
o \in \{rlx, ra\} \implies cur.T_{rlx}(x) \leq t \\
cur' = cur \sqcup V \sqcup (o \sqsupseteq ra ? V_r) \\
acq' = acq \sqcup V \sqcup (o \sqsupseteq rlx ? V_r) \\
\text{where } V = (o \sqsupseteq rlx ? x @ t : V_{\perp}, x @ t)
\end{array}
\quad \text{(Rd-Helper)} \quad
\frac{}{(cur, acq, rel) \xrightarrow{R:o,x,t,V_r} (cur', acq', rel)}$$

$$\begin{array}{c}
cur.T_{rlx}(x) \leq t \\
cur' = cur \sqcup V \quad acq' = acq \sqcup cur' \\
rel' = rel \{x \rightsquigarrow (rel(x) \sqcup V \sqcup (o = ra ? cur'))\} \\
V_w = (o \sqsupseteq rlx ? (rel'(x) \sqcup V_r)) \\
\text{where } V = (\{x @ t\}, \{x @ t\})
\end{array}
\quad \text{(Wr-Helper)} \quad
\frac{}{(cur, acq, rel) \xrightarrow{W:o,x,t,V_r,V_w} (cur', acq', rel')}$$

$$\frac{S' = acq.T_{rlx} \sqcup S \quad cur' = acq' = (S', S') \quad rel' = \lambda_{\perp}.(S', S')}{((cur, acq, rel), S) \xrightarrow{F_{sc}} ((cur', acq', rel'), S')} \quad \text{(SCFence-Helper)}$$

$$\begin{array}{ccc}
\frac{}{(P, M) \xrightarrow{m} (P, M \xleftarrow{A} m)} & \text{(New)} & \frac{m \in P}{(P, M) \xrightarrow{m} (P \setminus \{m\}, M)} \quad \text{(Fulfill)} & \frac{P' = P \xrightarrow{S} m}{(P, M) \xrightarrow{m} (P' \setminus \{m\}, M \xleftarrow{S} m)} \quad \text{(Split)}
\end{array}$$

Fig. 9. Auxiliary definitions for thread local step

We present the thread-local step in Fig. 10. Here, we do not show the semantics of fence operations. Some auxiliary definitions used in defining the thread-local step are defined in Fig. 9. The notation  $ra$  represents that the memory order is either write release or read acquire.

$$ra ::= rel \mid acq \quad ra \sqsupseteq rlx \sqsupseteq na$$

And we define the following notation to represent the thread-local step without observable events.

$$\longrightarrow \in \{\overset{te}{\longrightarrow} \mid te \neq out(v)\}$$

We define the abort-step in the following. A thread step is abort, if it either can not take a thread local transistion, or accesses the non-atomic location by atomic memory accesses, or accesses the atomic location by non-atomic memory accesses.

$$\begin{aligned}
\iota \vdash ((\sigma, \mathcal{V}, P), S, M) \longrightarrow \mathbf{abort} &::= \\
&\neg((\exists \sigma'. \sigma \longrightarrow \sigma') \vee (\sigma \longrightarrow \mathbf{done})) \vee (\exists \sigma', x. \sigma \xrightarrow{U(\_, \_, x, \_, \_)} \sigma' \wedge x \notin \iota) \\
&(\exists \sigma', x, o, v. (\sigma \xrightarrow{R(o, x, v)} \sigma' \vee \sigma \xrightarrow{W(o, x, v)} \sigma') \wedge ((o = na \wedge x \in \iota) \vee (o \neq na \wedge x \notin \iota)))
\end{aligned}$$

We define the condition that the current thread is done.

$$\iota \vdash ((\sigma, \mathcal{V}, P), S, M) \longrightarrow \mathbf{done} ::= \sigma \longrightarrow \mathbf{done} \wedge P = \emptyset$$



$$\begin{array}{c}
\frac{\sigma \xrightarrow{\tau} \sigma'}{\iota \vdash ((\sigma, \mathcal{V}, P), \mathcal{S}, M) \xrightarrow{\tau} ((\sigma', \mathcal{V}, P), \mathcal{S}, M)} \text{ (Silent)} \quad \frac{\sigma \xrightarrow{\text{out}(v)} \sigma' \quad (\mathcal{V}, \mathcal{S}) \xrightarrow{F_{sc}} (\mathcal{V}', \mathcal{S}')}{\iota \vdash ((\sigma, \mathcal{V}, \emptyset), \mathcal{S}, M) \xrightarrow{\text{out}(v)} ((\sigma', \mathcal{V}', \emptyset), \mathcal{S}', M)} \text{ (Output)} \\
\\
\frac{\begin{array}{c} \sigma \xrightarrow{R(o_r, x, v)} \sigma' \\ \langle x : v @ (\_, t], V_r \rangle \in M \\ \mathcal{V} \xrightarrow{R: o_r, x, t, V_r} \mathcal{V}' \end{array} \quad \begin{array}{c} \sigma \xrightarrow{W(o_w, x, v)} \sigma' \\ o_w = ra \implies \forall m' \in P(x). m'.view = V_\perp \\ m = \langle x : v @ (\_, t], V_w \rangle \\ (P, M) \xrightarrow{m} (P', M') \\ \mathcal{V} \xrightarrow{W: o_w, x, t, V_\perp, V_w} \mathcal{V}' \end{array}}{\begin{array}{c} (o_r = na \wedge x \notin \iota) \vee (o_r \neq na \wedge x \in \iota) \\ \iota \vdash ((\sigma, \mathcal{V}, P), \mathcal{S}, M) \xrightarrow{R(o_r, x, v)} ((\sigma', \mathcal{V}', P), \mathcal{S}, M) \end{array}} \text{ (Read)} \quad \frac{\begin{array}{c} (o_w = na \wedge x \notin \iota) \vee (o_w \neq na \wedge x \in \iota) \\ \iota \vdash ((\sigma, \mathcal{V}, P), \mathcal{S}, M) \xrightarrow{W(o_w, x, v)} ((\sigma', \mathcal{V}', P'), \mathcal{S}, M') \end{array}}{\text{ (Write)}} \\
\\
\frac{\begin{array}{c} \sigma \xrightarrow{U(o_r, o_w, x, v_r, v_w)} \sigma' \\ o_r \in \{rlx, acq\} \quad o_w \in \{rlx, rel\} \quad x \in \iota \\ o_w = ra \implies \forall m' \in P(x). m'.view = V_\perp \\ \langle x : v_r @ (\_, t_r], V_r \rangle \in M \quad m_w = \langle x : v_w @ (t_r, t_w], V_w \rangle \\ (P, M) \xrightarrow{m_w} (P', M') \\ \mathcal{V} \xrightarrow{R: o_r, x, t_r, V_r} \mathcal{V} \xrightarrow{W: o_w, x, t_w, V_r, V_w} \mathcal{V}' \end{array}}{\iota \vdash ((\sigma, \mathcal{V}, P), \mathcal{S}, M) \xrightarrow{U(o_r, o_w, x, v_r, v_w)} ((\sigma', \mathcal{V}', P'), \mathcal{S}, M')} \text{ (Update)} \\
\\
\frac{\sigma \xrightarrow{F_{rel}} \sigma' \quad rel' = \lambda \_. cur \quad \forall m \in P. m.view = V_\perp}{\iota \vdash ((\sigma, (cur, acq, rel), P), \mathcal{S}, M) \xrightarrow{F_{rel}} ((\sigma', (cur, acq, rel'), P), \mathcal{S}, M)} \text{ (Rel-Fence)} \\
\\
\frac{\sigma \xrightarrow{F_{acq}} \sigma' \quad cur' = acq}{\iota \vdash ((\sigma, (cur, acq, rel), P), \mathcal{S}, M) \xrightarrow{F_{acq}} ((\sigma', (cur', acq, rel), P), \mathcal{S}, M)} \text{ (Acq-Fence)} \\
\\
\frac{m.view \in M' \quad (P' = P \cup \{m\} \wedge M' = M \stackrel{\Delta}{\leftarrow} m) \vee (P' = P \stackrel{\Delta}{\leftarrow} m \wedge M' = M \stackrel{\Delta}{\leftarrow} m)}{\iota \vdash ((\sigma, \mathcal{V}, P), \mathcal{S}, M) \xrightarrow{prm} ((\sigma, \mathcal{V}, P'), \mathcal{S}, M')} \text{ (Promise)} \\
\\
\frac{m = \langle x : (f, t] \rangle \quad M' = M \stackrel{\Delta}{\leftarrow} m}{\iota \vdash ((\sigma, \mathcal{V}, P), \mathcal{S}, M) \xrightarrow{rsv} ((\sigma, \mathcal{V}, P \cup \{m\}), \mathcal{S}, M')} \text{ (Reserve)} \\
\\
\frac{m = \langle x : (f, t] \rangle}{\iota \vdash ((\sigma, \mathcal{V}, P), \mathcal{S}, M) \xrightarrow{ccl} ((\sigma, \mathcal{V}, P \setminus \{m\}), \mathcal{S}, M \setminus \{m\})} \text{ (Cancel)}
\end{array}$$

Fig. 10. Thread step

*Behaviors of promising semantics.* We use the event trace to depict the behaviors of programs under promising semantics.

$$(EvtTrace) \quad \mathcal{B} ::= \mathbf{done} \mid \mathbf{abort} \mid \epsilon \mid \text{out}(v) :: \mathcal{B}$$

$$ProgEtr(\mathbb{P}, \mathcal{B}) \text{ iff } \exists W, n. (\mathbb{P} \xRightarrow{load} W) \wedge Etr^n(W, \mathcal{B})$$


$$\frac{}{Etr^0(W, \epsilon)} \quad \frac{W \implies \mathbf{abort}}{Etr^{n+1}(W, \mathbf{abort})} \quad \frac{W \implies \mathbf{done}}{Etr^{n+1}(W, \mathbf{done})}$$

Proc. ACM Meas. Anal. Comput. Syst., Vol. 37, No. 4, Article 111. Publication date: August 2018.

$$\frac{W \xRightarrow{\text{out}(v)} W' \quad Etr^n(W', \mathcal{B})}{Etr^{n+1}(W, \text{out}(v) :: \mathcal{B})} \quad \frac{W \xRightarrow{\tau/sw} W' \quad Etr^n(W', \mathcal{B})}{Etr^{n+1}(W, \mathcal{B})}$$

$$\begin{array}{c}
\frac{\mathcal{TP}(t) = (\sigma, \mathcal{V}, P) \quad \sigma \xrightarrow{W(na, x, \_)} \_}{\langle x : v@(\_, t], \_ \rangle \in (M \setminus P) \quad \mathcal{V}.cur.T_{rlx}(x) < t} \\
(\mathcal{TP}, t, \mathcal{S}, M)^t \Longrightarrow \text{ww-Race} \\
\\
\frac{\mathbb{P} \xRightarrow{\text{load}} W \quad W \Longrightarrow^* W' \quad W' \Longrightarrow \text{ww-Race}}{\mathbb{P} \Longrightarrow \text{ww-Race}} \\
\\
\text{ww-RF}(\mathbb{P}) ::= \neg(\mathbb{P} \Longrightarrow \text{ww-Race})
\end{array}$$

Fig. 11. Write-write race freedom under promising semantics

Fig. 12. The view of the thread  $t_2$  to the location of the variable  $x$  (write-write race)

#### 4 WRITE-WRITE RACE FREEDOM

In this section, we define the write-write race freedom under promising semantics in Fig. 11. A program is write-write race free if it does not contain the write-write race. We explain what is the write-write race in the program. Consider the following program.

$$\begin{array}{l}
x_{na} := 8; \\
y_{rel} := 1;
\end{array}
\parallel
\begin{array}{l}
r := y_{rlx}; \\
\text{if}(r) \{ \\
\quad x_{na} := 2; \\
\}
\end{array}$$

For this program, we call the thread on the left side  $t_1$  and the thread on the right side  $t_2$ . This program contains write-write race, since the execution of " $x_{na} := 8$ " in the thread  $t_1$  and the execution of " $x_{na} := 2$ " in the thread  $t_2$  does not have *happen-before* relation. The happen-before relation means that, when the thread  $t_2$  executes " $x_{na} := 2$ ", it does not know whether the execution of " $x_{na} := 8$ " in the thread  $t_1$  has been done or not as shown in Fig. 12. The execution of " $x_{na} := 2$ " in the thread  $t_2$  can insert the message before the message valued 8, which means that the execution of " $x_{na} := 2$ " is done before the execution of " $x_{na} := 8$ ", or it can insert the message after the message valued 8, which means that the execution of " $x_{na} := 2$ " is done after the execution of " $x_{na} := 8$ ".

## 5 PROOF GOAL

In this section, we formulate the correctness of optimizers, which optimize program under promising semantics. The optimizer is a transformation from the source program to the target program.

$$(Optimizer) \quad Optimizer \in (Code \times VarType) \rightarrow Code$$

The correctness of the optimizers is defined in Def. 5.1.

*Definition 5.1 (correctness of optimizers).*

$$\begin{aligned} \text{Correct}(Optimizer) &\triangleq \forall \pi_s, \pi_t, \iota. \text{Optimizer}(\pi_s, \iota) = \pi_t \wedge \\ &\quad \text{ww-RF}(\text{let } (\pi_s, \iota) \text{ in } f_1 \parallel \dots \parallel f_n) \wedge \\ &\quad \text{Safe}(\text{let } (\pi_s, \iota) \text{ in } f_1 \parallel \dots \parallel f_n) \\ &\implies (\text{let } (\pi_t, \iota) \text{ in } f_1 \parallel \dots \parallel f_n \subseteq \text{let } (\pi_s, \iota) \text{ in } f_1 \parallel \dots \parallel f_n \wedge \\ &\quad \text{ww-RF}(\text{let } (\pi_t, \iota) \text{ in } f_1 \parallel \dots \parallel f_n) \wedge \\ &\quad \text{Safe}(\text{let } (\pi_t, \iota) \text{ in } f_1 \parallel \dots \parallel f_n)) \end{aligned}$$

Proving the correctness of the optimizer, which consists of multiple optimization passes, can be obtained by the transitive of the definition of the correct optimizer. We first define the composition of two optimizers below.

$$(Optimizer_1 \circ Optimizer_2)(\pi_s, \iota) \triangleq \begin{cases} Optimizer_2(\pi_m, \iota) & \text{if } \pi_m = Optimizer_1(\pi_s, \iota) \\ \text{undef} & \text{otherwise} \end{cases}$$

We show the transitive of correct optimizer in Lemma. 5.2.

LEMMA 5.2 (CORRECT OPTIMIZER TRANSITIVE).

$$\begin{aligned} &\forall Optimizer_1, Optimizer_2. \\ &\quad (\text{Correct}(Optimizer_1) \wedge \text{Correct}(Optimizer_2)) \\ &\implies \text{Correct}(Optimizer_1 \circ Optimizer_2) \end{aligned}$$

The definition of the data race freedom will be introduced in Sec. 4. Below, we define the program safety. The execution of a safe program will not abort.

$$\text{Safe}(W) \triangleq \neg(\exists W'. W \implies^* W' \wedge W' \implies \text{abort})$$

$$\text{Safe}(\mathbb{P}) \triangleq (\exists W. \mathbb{P} \xRightarrow{\text{load}} W) \wedge (\forall W. (\mathbb{P} \xRightarrow{\text{load}} W) \implies \text{Safe}(W))$$

For example, the following program is not safe, since we do an atomic memory access on the non-atomic location.

$$x_{rlx} := 3 \quad (\text{where } \iota(x) = \text{na})$$

The following program is also not safe, since the execution of the program accesses the undefined variable.

$$x_{rlx} := 3 \quad (\text{where } x \notin \text{dom}(\iota))$$

However, a safe program in our work does not mean that the program can always execute the current instruction successfully. Consider the following example.

$$\text{CAS}_{rlx,rlx}(x, 0, 1); \quad \parallel \quad y_{rlx} := 1;$$

The above program satisfies our safe program definition straight-forwardly. However, it does not mean that such program can always execute its current instruction successfully. Consider the following execution.

	t <sub>1</sub>	t <sub>2</sub>
(1)		reserve $\langle x : (0, 2] \rangle$
(2)	CAS <sub>rlx,rlx</sub> (x, 0, 1) ?	

Since the thread  $t_2$  may reserve the timestamps that will be used by the execution of the instruction  $\text{CAS}_{\text{rlx}, \text{rlx}}(x, 0, 1)$  in the thread  $t_1$ , the thread  $t_1$  can not execute its current instruction successfully.

We will prove that constant propagation (ConstProp), dead code elimination (DCE), common subexpression elimination (CSE) and loop invariant code motion (LICM) satisfy the definition of correct optimizer defined in Def. 5.1.

THEOREM 5.3 (CORRECT OPTIMIZERS).

$$\text{Correct}(\text{ConstProp}) \wedge \text{Correct}(\text{DCE}) \wedge \text{Correct}(\text{CSE}) \wedge \text{Correct}(\text{LICM})$$

We will give the implementations of these optimizers in the following sections.

The thread local upward simulation will be defined in the following section. as the form of " $I, \iota \models \pi_t \preceq \pi_s$ ". We need to prove that the results of constant propagation and dead code elimination optimizations satisfies such simulation.

Definition 5.4 (Well-formed optimizer).

$$\text{wfOpt}(\text{Optimizer}) \triangleq \forall \pi_t, \pi_s, \iota. \text{Optimizer}(\pi_s, \iota) = \pi_t \implies \exists I. I, \iota \models \pi_t \preceq \pi_s$$

The definition of the well-formed optimizer shows the correctness of the step ② in Fig. 2.

LEMMA 5.5 (WELL-FORMED OPTIMIZER IMPLIES CORRECT OPTIMIZER).

$$\forall \text{Optimizer}. \text{wfOpt}(\text{Optimizer}) \implies \text{Correct}(\text{Optimizer})$$

## 6 NON-PREEMPTIVE SEMANTICS

We try to define the non-preemptive semantics, which is equivalent to promising semantics.

In the following introduction, we use the "`atom { C }`" to represent that the execution of  $C$  will not be interrupted by other threads and the promise steps. We consider which program points are permitted to do thread switching in the following. We call the thread on the left side  $t_1$  and the thread on the right side  $t_2$  in the following introduction.

- (1) *After the execution of the atomic memory accesses:* Permitting thread switching after the atomic (release) memory write is essential. Consider the program shown below.

$x_{na} := 2;$ $y_{rel} := 1;$ $\text{while}(\text{true});$	$\parallel$	$r_1 := y_{acq};$ $\text{if}(r_1) \{$ $\quad r_2 := x_{na};$ $\quad \text{while}(\text{true});$ $\}$
---	-------------	--

The execution of the above program shown below demonstrates that it is essential to permit thread switching after atomic (release) write.

①	$t_1 : x_{na} := 2$
②	$t_1 : y_{rel} := 1$
③	$t_2 : r_1 := y_{rel} \text{ //1}$
④	$t_2 : r_2 := x_{na} \text{ //2}$
⑤	$t_2 : \text{while}(\text{true})$

However, we do not find that thread switching after atomic read and relaxed read/write is essential. For simple representation, we still permit the thread switching after the execution of the atomic read.

- (2) *After the execution of the promise step:* Permitting the thread switching after the execution of the promise step is also essential, since one thread will read the promise generated by the other thread. Consider the following example.

$r_1 := x_{rlx};$ $y_{rlx} := 1;$	$\parallel$	$\text{do } \{$ $\quad r_2 := y_{rlx};$ $\} \text{ while}(r_2 == 1);$
--------------------------------------	-------------	---

We consider the following execution. and call the thread on the left side  $t_1$  and the thread on the right side  $t_2$ . The thread  $t_1$  promises " $z_{rlx} := 1$ ", and the thread  $t_2$  reads such promise and loops forever. It seems that the only way to define a non-preemptive semantics is to allow thread switch after promise step.

①	$t_1 : \text{promise } \langle y : 1@(1, 2], \{y@1\} \rangle$
②	$t_2 : r_2 := y_{rlx} \text{ //1}$
③	$t_2 : r_2 := y_{rlx} \text{ //1}$
④	$t_2 : r_2 := y_{rlx} \text{ //1}$
	...

$$\begin{aligned}
(\text{AtomBit}) \quad \beta &\in \circ \mid \bullet \\
(\text{NPWorld}) \quad \hat{W} &::= (\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \\
(\text{NPProg}) \quad \hat{\mathbb{P}} &::= \mathbf{let} (\pi, \iota) \mathbf{in} f_1 \mid \dots \mid f_n
\end{aligned}$$

Fig. 13. Syntax and State of Non-preemptive semantics

- (3) *After the execution of the fence operations:* We find that permit thread switching after the execution of fence operations is also essential. Consider the example shown below.

$$\begin{array}{l|l}
x_{na} := 8; & \\
\text{fence-rel}; & r_2 := z_{rlx}; \\
r_1 := y_{rlx}; & y_{rlx} := r_2; \\
z_{rlx} := 1; & 
\end{array}$$

The above program may generate the following execution.

①	$t_1 : x_{na} := 8$
②	$t_1 : \text{fence-rel}$
③	$t_1 : \text{promise } \langle z : 1@(2, 3], \{x@3\} \rangle$
④	$t_2 : r_2 := z_{rlx} \text{ //1}$
⑤	$t_2 : y_{rlx} := r_2$
⑥	$t_1 : r_1 := y_{rlx} \text{ //1}$
⑦	$t_1 : z_{rlx} := 1 \text{ (* fulfill promise *)}$

Consider whether the example shown above is equivalent to the following program.

$$\begin{array}{l|l}
\text{atom } \{ & \\
\quad x_{na} := 8; & r_2 := z_{rlx}; \\
\quad \text{fence-rel}; & y_{rlx} := r_2; \\
\quad r_1 := y_{rlx}; & \\
\} & \\
z_{rlx} := 1; & 
\end{array}$$

The answer is wrong. Since promising semantics does not permit that the atomic memory access after the fence release in the program order promises before the execution of the fence release, the program need to exit atomic block after the execution of the fence release.

Permitting thread switching after the execution of the acquire fence seems not essential. But for simple presentation, we still permit thread switching after the acquire fence execution.

- (4) *After generating observable events and the current thread done:* Such two cases is straight-forward.

*Non-preemptive semantics.* We show the definition of the non-preemptive semantics in the following.  $\text{consistent}_{\text{NP}}(TS, M, \beta, \iota)$  holds, iff for any  $M_c \in \hat{M}$ ,

$$\exists TS'. \iota \vdash (TS, \hat{T}(M), M_c, \beta) \mapsto^* (TS', \_, \_, \_) \wedge TS'.P = \emptyset$$

$$\begin{aligned}
(NA) \quad na &\in \{\tau, W(na, \_, \_), R(na, \_, \_)\} \\
(PRC) \quad prc &\in \{prm, rsv, ccl\} \\
(AT) \quad at &\in \{te \mid te \notin (NA_{tm} \cup PRC)\} \\
\iota \vdash (TS, \mathcal{S}, M, \beta) &\xrightarrow{te} (TS', \mathcal{S}', M', \beta') ::= \\
&\iota \vdash (TS, \mathcal{S}, M) \xrightarrow{te} (TS', \mathcal{S}', M') \wedge \\
&(te \in \{prm, rsv\} \implies \beta = \beta' = \circ) \wedge (te = ccl \implies \beta = \beta') \wedge \\
&(te \in NA \implies \beta' = \bullet) \wedge (te \in AT \implies \beta' = \circ)
\end{aligned}$$

Fig. 14. Auxiliary definitions in auxiliary promising semantics

$$\begin{array}{c}
\text{for any } i \in \{1, \dots, n\}. \text{ Init}(\pi, f_i) = \sigma_i \quad TS_i = (\sigma_i, \mathcal{V}_\perp, \emptyset) \\
\mathcal{TP} = \{1 \rightsquigarrow TS_1, \dots, n \rightsquigarrow TS_n\} \quad t \in \{1, \dots, n\} \quad M = \{\langle x : v @ (0, 0], V_\perp \rangle \mid x \in \text{Var}\} \\
\hline
\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \mid \dots \mid f_n \xRightarrow{\text{load}} (\mathcal{TP}, t, \lambda x. 0, M, \circ)^t \\
\\
\begin{array}{cc}
\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M, \beta) \mapsto^+ (TS', \mathcal{S}', M', \beta') & \iota \vdash (\mathcal{TP}(t), \mathcal{S}, M, \beta) \xrightarrow{\text{out}(v)} (TS', \mathcal{S}', M', \circ) \\
\text{consistent}_{\text{NP}}(TS', M', \beta', \iota) & \\
\hline
(\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \xRightarrow{\tau} (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, \mathcal{S}', M', \beta')^t & (\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \xRightarrow{\text{out}(v)} (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, \mathcal{S}', M', \circ)^t
\end{array} \\
\\
\begin{array}{c}
t \in \text{dom}(\mathcal{TP}) \\
\hline
(\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \xRightarrow{\text{sw}} (\mathcal{TP}, t', \mathcal{S}, M, \circ)^t
\end{array} \\
\\
\begin{array}{cc}
\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow \mathbf{done} & \iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow \mathbf{done} \\
t' \in \text{dom}(\mathcal{TP} \setminus \{t\}) & \text{dom}(\mathcal{TP}) = \{t\} \\
\hline
(\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \xRightarrow{\text{sw}} (\mathcal{TP} \setminus \{t\}, t', \mathcal{S}, M, \circ)^t & (\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \Longrightarrow \mathbf{done}
\end{array} \\
\\
\begin{array}{c}
\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M, \beta) \mapsto^* (TS', \mathcal{S}', M', \beta') \\
\iota \vdash (TS', \mathcal{S}', M') \longrightarrow \mathbf{abort} \\
\hline
(\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \Longrightarrow \mathbf{abort}
\end{array}
\end{array}$$

Fig. 15. Non-preemptive semantics

We permit that the thread takes a cancel step after the non-atomic step. The reason is that we need additional cancel steps to fulfill the reservations. Consider the following example.

```

xna := 1;
while(true);
yrlx := 2;

```

Consider the following execution of the above program under the non-preemptive semantics.



(1)	reservation $\langle y : (0, 1] \rangle$ $x_{na} := 1$
(2)	while(true)

We can find that, after the execution of the step (1), the atomic bit is "•". If we do not permit executing cancel steps in the promise consistency certification, the reservation " $\langle y : (0, 1] \rangle$ " can not be fulfilled.

Note that we can not view the cancel step as non-atomic step, since this will cause a problem in the proof of the equivalence of the na promise-free semantics and the non-preemptive semantics under the data race freedom assumption. The problem is that reordering the execution of non-atomic steps and atomic step is incorrect when viewing the cancel step as non-atomic step. Consider the following program.

$$x_{na} := 1 \quad \parallel \quad \begin{array}{l} z_{na} := 2; \\ \text{FADD}_{acq,rlx}(y, 1); \end{array}$$

We consider the following execution of the above program under promising semantics.

	$t_1$	$t_2$
(P-1)	promise $\langle y : (0, 2] \rangle$ (* reservation *)	
(P-2)		$z_{na} := 2$
(P-3)	$x_{na} := 1;$ cancel $\langle y : (0, 2] \rangle$	
(P-4)		$\text{FADD}_{acq,rlx}(y, 1)$
(P-5)		<b>done</b>
(P-6)	<b>done</b>	

If we view the cancel step as the non-atomic step, we need to construct the following execution of the above program under the non-preemptive semantics.

	$t_1$	$t_2$
(NP-1)	promise $\langle y : (0, 2] \rangle$ (* reservation *)	
(NP-2)		$z_{na} := 2$ $\text{FADD}_{acq,rlx}(y, 1);$
(NP-3)		<b>done</b>
(NP-4)	$x_{na} := 1;$ cancel $\langle y : (0, 2] \rangle$	
(NP-5)	<b>done</b>	

We find that the step (NP-2) can not be taken, since the timestamps required for execution " $\text{FADD}_{acq,rlx}(y, 1)$ " has been reserved.

*Behaviors of programs under the non-preemptive semantics.* We define the behavior of programs under the non-preemptive semantics shown below.

$$\begin{array}{c}
 \text{NPProgEtr}(\hat{\mathbb{P}}, \mathcal{B}) \text{ iff } \exists \hat{W}, n. (\hat{\mathbb{P}} \stackrel{\text{load}}{\Longrightarrow} \hat{W}) \wedge \text{NPetr}^n(\hat{W}, \mathcal{B}) \\
 \\
 \frac{}{\text{NPetr}^0(\hat{W}, \epsilon)} \quad \frac{\hat{W} \Longrightarrow \text{abort}}{\text{NPetr}^{n+1}(\hat{W}, \text{abort})} \quad \frac{\hat{W} \Longrightarrow \text{done}}{\text{NPetr}^{n+1}(\hat{W}, \text{done})} \\
 \\
 \frac{\hat{W} \stackrel{\text{out}(v)}{\Longrightarrow} \hat{W}' \quad \text{NPetr}^n(\hat{W}', \mathcal{B})}{\text{NPetr}^{n+1}(\hat{W}, \text{out}(v) :: \mathcal{B})} \quad \frac{\hat{W} \stackrel{\tau/\text{sw}}{\Longrightarrow} \hat{W}' \quad \text{NPetr}^n(\hat{W}', \mathcal{B})}{\text{NPetr}^{n+1}(\hat{W}, \mathcal{B})}
 \end{array}$$


We need to prove the equivalence between the na promise-free semantics and the non-preemptive semantics under the DRF assumption as shown in Lemma. 6.1.

LEMMA 6.1 (SEMANTICS EQUIVALENCE - P2NP).

$$\forall \pi, f_1, \dots, f_n, \iota, \mathcal{B}. \\ \text{ProgEtr}(\text{let } (\pi, \iota) \text{ in } f_1 \parallel \dots \parallel f_n, \mathcal{B}) \iff \text{NPPProgEtr}(\text{let } (\pi, \iota) \text{ in } f_1 \mid \dots \mid f_n, \mathcal{B})$$

Lemma. 6.1 shows the step ⑦ in Fig. 2. We show the details of the proof of Lemma. 6.1 in Appendix. B.

We give the intuition in the semantics equivalence proof. The intuition is that the write step, whose execution will generate a new message, in promising semantics can be divided into a promise step and a step to fulfill such promise.



Consider the following program.

```

xna := 1;          ||  r1 := xna;
r2 := yrlx;        ||  if(r1) {
if(r2) {            ||    yrel := 1;
    r3 := xna;      ||    xna := 2;
    print(r2);      ||    while(true);
}                    ||  }

```

Consider the following execution of the above program.

	t <sub>1</sub>	t <sub>2</sub>
(P-1)	x <sub>na</sub> := 1	
(P-2)		r <sub>1</sub> := x <sub>na</sub> //1 y <sub>rel</sub> := 1
(P-3)	r <sub>2</sub> := y <sub>rlx</sub> //1	
(P-4)		x <sub>na</sub> := 2
(P-5)	r <sub>3</sub> := x <sub>na</sub> //2 print(r <sub>3</sub> )	
(P-6)		while(true)

We can construct the execution under the non-preemptive semantics from the above execution. In construction, we need to reorder the step (P-1) and (P-2). It is impossible to reorder them directly, since the execution of "r<sub>1</sub> := x<sub>na</sub>" in (P-2) needs to read the message generated by "x<sub>na</sub> := 1" in (P-1). However, we can let "x<sub>na</sub> := 1" generate the message valued 1 by promise step as the following shown.

$$\begin{array}{c}
\mathcal{TP}(t) = (\sigma, \mathcal{V}, P) \quad \sigma \xrightarrow{W(na, x, \_)} \_ \\
\langle x : v@(\_, t], \_ \rangle \in (M \setminus P) \quad \mathcal{V}.cur.T_{rlx}(x) < t \\
\hline
(\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \Longrightarrow \text{ww-Race} \\
\\
\hat{\mathbb{P}} \xRightarrow{\text{load}} \hat{W} \quad \hat{W} \Longrightarrow^* \hat{W}' \quad \hat{W}' \Longrightarrow \text{ww-Race} \\
\hline
\hat{\mathbb{P}} \Longrightarrow \text{ww-Race} \\
\\
\text{ww-NPRF}(\hat{\mathbb{P}}) ::= \neg(\hat{\mathbb{P}} \Longrightarrow \text{ww-Race})
\end{array}$$

Fig. 16. Write-write race freedom under the non-preemptive semantics

	t <sub>1</sub>	t <sub>2</sub>
(NP-1)	promise $\langle x : 1@(0, 1], V_{\perp} \rangle$	
(NP-2)		$r_1 := x_{na} \text{ // } 1$ $y_{rel} := 1$
(NP-3)	$x_{na} := 1 \text{ (* fulfill *)}$ $r_2 := y_{rlx} \text{ // } 1$	
(NP-4)		promise $\langle x : 2@(1, 2], V_{\perp} \rangle$
(NP-5)	$r_3 := x_{na} \text{ // } 2$ print( $r_3$ )	
(NP-5)		$x_{na} := 2 \text{ (* fulfill *)}$ while(true)

*Data race under the non-preemptive semantics.* We define the data race under the non-preemptive semantics in Fig. 16. We need to prove the equivalence between the data race freedoms under promising semantics and the non-preemptive semantics as shown in Lemma. 6.2.

LEMMA 6.2 (WW-RACE FREE EQUIVALENCE - P2NP).

$$\forall \pi, f_1, \dots, f_n, \iota. \\
\text{ww-RF}(\text{let } (\pi, \iota) \text{ in } f_1 \parallel \dots \parallel f_n) \iff \text{ww-NPRF}(\text{let } (\pi, \iota) \text{ in } f_1 \mid \dots \mid f_n)$$

Lemma. 6.2 shows the step ① and the step ⑥ in Fig. 2.

$$\begin{aligned}
(MMap) \quad \varphi &\in (Var \times Time) \rightarrow Time \\
mon(\varphi) &\triangleq \forall x, t_1, t_2, t'_1, t'_2. (\varphi(x, t_1) = t'_1 \wedge \varphi(x, t_2) = t'_2 \wedge t_1 < t_2) \implies t'_1 < t'_2 \\
\varphi(M) &\triangleq \{(x, t') \mid \langle x : \_@(\_, t], \_ \rangle \in M \wedge \varphi(x, t) = t'\} \\
\llbracket M \rrbracket &\triangleq \{(x, t) \mid \langle x : \_@(\_, t], \_ \rangle \in M\} \\
\varphi(M_t, M_s) &\triangleq \varphi(M_t) \subseteq \llbracket M_s \rrbracket \wedge \text{dom}(\varphi) = \llbracket M_t \rrbracket \wedge mon(\varphi)
\end{aligned}$$


Fig. 17.  $\varphi$ -related messages

Fig. 18. An example of message injection

## 7 THREAD LOCAL UPWARD SIMULATION

In this section, we define a *thread-local* simulation as the formal correctness definition of optimizations. Before presenting the simulation, we first introduce several relations that relate (part of) the program configurations at the target and the source levels.

*Timestamp mapping.* In PS2.1, the memory is defined as a set of messages. We introduce a partial mapping  $\varphi$  whose type is defined in Fig. 17 to relate the "to"-timestamps of the messages in the target and source levels as shown in Fig. 18. We use  $mon(\varphi)$  to represent that  $\varphi$  is monotonic.

*Invariant parameter and rely conditions.* Since we allow the simulation to be established for individual threads without relying on the code of other threads, we use the invariant  $I$  and  $R$  condition to depict the behaviors of other threads for thread-local reasoning and compositionality. Our simulation is parameterized with an invariant  $I$  (in Fig. 19), which needs to hold over the shared states at *every switch point*. It can be instantiated differently when verifying different optimizations. We use the quadruple  $\mathbb{S} = (S_t, M_t, S_s, M_s)$  to represent the global time map ( $S$ ) for SC fences and the memory ( $M$ ) at the source and target levels. Users instantiating  $I(\iota, \varphi, \mathbb{S})$  are expected to specify the application-dependent invariant over  $\varphi$  and  $\mathbb{S}$  with the help of  $\iota$  of the atomic variables set at the switch point. An invariant  $I$  is well-formed ( $wf(I)$ , defined in Fig. 19), if each concrete message in the target level has a related one in the source level through a monotonic timestamp mapping  $\varphi$  (shown as  $\varphi(M_t, M_s)$ , defined in Fig. 17).

The rely condition ( $R$ ) defined in Fig. 19 specifies the environment's transitions at the source and the target levels. The parameters  $\mathbb{S}$  and  $\mathbb{S}'$  represent the shared states at the points when the current thread switches out and back, respectively. The first item in  $R$  are guaranteed by our non-preemptive semantics as well as PS2.1

$$\begin{aligned}
(\text{Sst}) \quad \mathbb{S} &\triangleq (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s) \\
(\text{Inv}) \quad I &\in \text{Atms} \rightarrow \text{MMap} \rightarrow \text{Sst} \rightarrow \text{Prop} \\
T \in M &\triangleq \forall x \in \text{Var}. \exists m \in \tilde{M}(x). T(x) = m.\text{to} \\
V \in M &\triangleq V.T_{\text{na}} \in M \wedge V.T_{\text{rlx}} \in M \\
\text{closed}(M) &\triangleq \forall m \in \tilde{M}. m.\text{view} \in M \\
[M]_l &\triangleq \{m \mid m \in M \wedge m.\text{var} \in l\} \\
M \approx M' &\triangleq (\forall x, f, t, v. \langle x : v @ (f, t], \_ \rangle \in M \iff \langle x : v @ (f, t], \_ \rangle \in M') \\
&\quad \wedge (\forall x, f, t. \langle x : (f, t] \rangle \in M \iff \langle x : (f, t] \rangle \in M')) \\
T \leq T' &\triangleq \forall x \in \text{Var}. T(x) \leq T'(x) \\
\text{wf}(I) &\triangleq \forall l, \varphi, \mathbb{S}. I(l, \varphi, \mathbb{S}) \implies \varphi(\mathbb{S}.M_t, \mathbb{S}.M_s) \\
\text{env}(\mathbb{S}, \mathbb{S}', P_t, P_s) &\triangleq \\
&\quad \tilde{M}_t \subseteq \tilde{M}'_t \wedge \tilde{M}_s \subseteq \tilde{M}'_s \wedge \mathcal{S}_t \leq \mathcal{S}'_t \wedge \mathcal{S}_s \leq \mathcal{S}'_s \wedge \\
&\quad \text{closed}(M'_t) \wedge \mathcal{S}'_t \in M'_t \wedge P_t \subseteq M'_t \wedge P_s \subseteq M'_s \\
&\quad \text{where } \mathbb{S} = (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s) \text{ and } \mathbb{S}' = (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s) \\
R(l, (\varphi, \mathbb{S}), (\varphi', \mathbb{S}'), P_t, P_s) &\triangleq \text{env}(\mathbb{S}, \mathbb{S}', P_t, P_s) \wedge \varphi \subseteq \varphi' \wedge [\mathbb{S}'.M_t]_l \approx [\mathbb{S}'.M_s]_l
\end{aligned}$$

Fig. 19. Invariant parameter and rely condition

$$\begin{aligned}
(\text{Index}) \quad i &\in \dots \quad (\text{DlyItem}) \quad d \in (\text{Var} \times \text{Time}) \\
(\text{Dlyset}) \quad \mathcal{D} &\in \text{DlyItem} \rightarrow \text{Index} \\
\mathcal{D}' < \mathcal{D} &\triangleq \text{dom}(\mathcal{D}) = \text{dom}(\mathcal{D}') \wedge \forall d \in \text{dom}(\mathcal{D}). \mathcal{D}'(d) < \mathcal{D}(d) \\
\varphi(\mathcal{D}) &\triangleq \{(x, t') \mid \mathcal{D}(x, t) = i \wedge \varphi(x, t) = t'\} \\
\mathcal{D}[d \mapsto i] &\triangleq \begin{cases} \mathcal{D} & \text{if } d \in \text{dom}(\mathcal{D}) \\ \mathcal{D}\{d \rightsquigarrow i\} & \text{otherwise} \end{cases}
\end{aligned}$$

Fig. 20. Delayed write set and corresponding definitions

(shown as  $\text{env}$  defined in Fig. 19,  $\tilde{M}$  consisting of only the concrete messages in  $M$  (see Sec. 3)). The second item indicates the increasing of the timestamp mapping, since the environment may insert additional messages. Since we do not perform optimizations on atomic accesses, the sub-memory for atomic variables in the target and source levels must be strictly equal, except for the message views (shown as  $[\mathbb{S}'.M_t]_l \approx [\mathbb{S}'.M_s]_l$  in the item 3).

*Delayed write set and step invariant.* In our simulation, we allow the source state to be temporarily “left behind” the target. That is, when the target thread takes a write step, the source may not perform the corresponding step at present, but it must eventually do the step. We introduce the delayed write set  $\mathcal{D}$  to record the set of writes which must be caught up by the source thread later. A pair of location  $x$  and timestamp  $t$  (called delayed item) in  $\mathcal{D}$  means that the target thread has performed a write on  $x$  at the timestamp  $t$ , but such write has not been caught up by the source thread.  $\mathcal{D}$  maps  $d$  to a well-founded index  $i$  to require the source thread to catch up a

$$\frac{(x, t) \in \llbracket (P - P') \cup (M' - M) \rrbracket \quad \mathcal{D}' = \mathcal{D}[(x, t) \mapsto i]}{(P, M), (P', M') \vdash \mathcal{D} \xrightarrow{W(na, x, v)} \mathcal{D}'} \quad \frac{te \neq W(na, \_, \_)}{(P, M), (P', M') \vdash \mathcal{D} \xrightarrow{te} \mathcal{D}}$$

Fig. 21. Delayed item introduction rules


delayed write within finite steps. We also define some operations about  $\mathcal{D}$  in Fig. 20, which will be used in our thread-local simulation.

The step invariant SI relates the target and source thread states and holds in *every step* of the thread-local simulation.

*Definition 7.1 (Step invariant).*  $SI(\iota, \varphi, (TS_t, M_t), (TS_s, M_s), \mathcal{D})$  iff,

- (1) for any  $(x, t) \in \text{dom}(\varphi)$ , if  $TS_t.\mathcal{V}.\text{cur}.T_{\text{rlx}}(x) < t$ , then  $TS_s.\mathcal{V}.\text{cur}.T_{\text{rlx}}(x) < \varphi(x, t)$ ;
- (2) there exists  $\mathcal{D}_p \subseteq \mathcal{D}$ , such that  $(\varphi(\mathcal{D}_p) \cup \varphi(TS_t.P)) = \llbracket TS_s.P \rrbracket$ ;
- (3) for any  $\sigma'$ , if  $(TS_t.\sigma \xrightarrow{at} \sigma')$ , then  $\mathcal{D} = \emptyset$ ;
- (4)  $[M_t]_{\iota} \approx [M_s]_{\iota}$ .

Item 1 of SI requires that if a target level message has not been observed by the target thread, its  $\varphi$ -related message in the source level should not be observed by the source thread either. Item 2 requires a one-to-one mapping between the source and target threads' promises as the following shown (including those in  $\mathcal{D}$ , which have been fulfilled by the target thread but not yet by the source).



Item 3 says that if the current instruction at the target is an atomic memory access  $(TS_t.\sigma \xrightarrow{at} \sigma')$ , all locations written by the target thread have also been written by the source ( $\mathcal{D} = \emptyset$ ). Item 4 gives the same restriction as in R.

*Simulation.* We define the thread-local simulation between the target and source programs  $\pi_t$  and  $\pi_s$  in Def. 7.2. We use  $M_0 = \{ \langle x : 0 @ (0, 0], V_{\perp} \rangle \mid x \in \text{Var} \}$ ,  $\mathcal{S}_{\perp} = \{ x \rightsquigarrow 0 \mid x \in \text{Var} \}$  and  $\varphi_0 = \{ (x, 0) \rightsquigarrow 0 \mid x \in \text{Var} \}$  to represent the memory, the global time map for SC fence and the message mapping in the initial state respectively.

*Definition 7.2 (Thread-local upward simulation).*  $I, \iota \models \pi_t \preceq \pi_s$  iff,

- (1)  $I(\iota, \varphi_0, (\mathcal{S}_{\perp}, M_0, \mathcal{S}_{\perp}, M_0))$  and  $\text{wf}(I)$ ;
- (2) for any  $\sigma_t$  and  $f$ , if  $\text{Init}(\pi_t, f) = \sigma_t$ , then there exists  $\sigma_s$  such that  $\text{Init}(\pi_s, f) = \sigma_s$  and

$$I, \iota \models ((\sigma_t, \mathcal{V}_{\perp}, \emptyset), \mathcal{S}_{\perp}, M_0) \preceq_{\varphi_0}^{o, \emptyset} ((\sigma_s, \mathcal{V}_{\perp}, \emptyset), \mathcal{S}_{\perp}, M_0),$$

where  $I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s)$  is defined in Def. 7.3.

Def. 7.2 first requires that the user-provided invariant  $I$  should hold at initial states and  $I$  should be well-formed. Second, if the execution of a target thread starts from the function  $f$  in  $\pi_t$  in the initial state, the source thread can also start from  $f$  in  $\pi_s$  and they have the simulation defined in Def. 7.3.

$$\begin{array}{c}
\frac{\iota \vdash (TS, \mathcal{S}, M) \xrightarrow{R(\text{na}, x, v)} (TS', \mathcal{S}', M')}{\forall (x, t) \in \text{dom}(\mathcal{D}). TS.\mathcal{V}.\text{cur}.\text{Trlx}(x) = TS'.\mathcal{V}.\text{cur}.\text{Trlx}(x)} \\
\frac{}{\iota \vdash (TS, \mathcal{S}, M, \mathcal{D}) \xrightarrow{R(\text{na}, x, v)} (TS', \mathcal{S}', M', \mathcal{D})} \\
\\
\frac{\iota \vdash (TS, \mathcal{S}, M) \xrightarrow{W(\text{na}, x, v)} (TS', \mathcal{S}', M') \quad \mathcal{D}' = \mathcal{D} \setminus (x, t) \vee \mathcal{D}' = \mathcal{D}}{\iota \vdash (TS, \mathcal{S}, M, \mathcal{D}) \xrightarrow{W(\text{na}, x, v)} (TS', \mathcal{S}', M', \mathcal{D}')} \quad \frac{\iota \vdash (TS, \mathcal{S}, M) \xrightarrow{\tau} (TS', \mathcal{S}', M')}{\iota \vdash (TS, \mathcal{S}, M, \mathcal{D}) \xrightarrow{\tau} (TS', \mathcal{S}', M', \mathcal{D})}
\end{array}$$

Fig. 22. Delayed item elimination rules

*Definition 7.3.*  $I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s)$  is the largest relation such that: whenever  $I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s)$ , then either  $(\iota \vdash (TS_s, \mathcal{S}_s, M_s, \beta) \mapsto^+ \mathbf{abort})$ , or  $\text{SI}(\iota, \varphi, (TS_t, M_t), (TS_s, M_s), \mathcal{D})$  and the following are true:

- (1)  $\forall TS'_t, \mathcal{S}'_t, M'_t, te$ , if  $\iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{te} (TS'_t, \mathcal{S}'_t, M'_t)$ , then the following hold:
  - (a) if  $te \in AT$ , there exist  $TS'_s, \mathcal{S}'_s, M'_s$ , and  $\varphi'$  such that:
    - $\iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{na}^* (TS'_s, \mathcal{S}'_s, M'_s)$ ;
    - $\varphi \subseteq \varphi'$  and  $I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\circ, \emptyset} (TS'_s, \mathcal{S}'_s, M'_s)$ ;
  - (b) if  $te \in NA$ , there exist  $TS'_s, \mathcal{S}'_s, M'_s, \mathcal{D}_1$  and  $\mathcal{D}_2$ , such that:
    - $(TS_t.P, M_t), (TS'_t.P, M'_t) \vdash \mathcal{D} \xrightarrow{te} \mathcal{D}_1$ ;
    - $\iota \vdash (TS_s, \mathcal{S}_s, M_s, \mathcal{D}_1) \xrightarrow{na}^* (TS'_s, \mathcal{S}'_s, M'_s, \mathcal{D}_2)$  and  $\mathcal{D}'_2 < \mathcal{D}_2$ ;
    - $\exists \mathcal{D}'_2 < \mathcal{D}_2. I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi}^{\bullet, \mathcal{D}'_2} (TS'_s, \mathcal{S}'_s, M'_s)$ ;
  - (c) if  $te \in \{\text{prm}, \text{rsv}\}$  and  $\beta = \circ$ , there exist  $TS'_s, \mathcal{S}'_s, M'_s$  and  $\varphi'$  such that:
    - $\iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{prc}^* (TS'_s, \mathcal{S}'_s, M'_s)$ ;
    - $\varphi \subseteq \varphi'$  and  $I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\circ, \emptyset} (TS'_s, \mathcal{S}'_s, M'_s)$ ;
  - (d) if  $te = \text{ccl}$ , there exist  $TS'_s, \mathcal{S}'_s, M'_s$  such that:
    - $\iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{\text{ccl}}^* (TS'_s, \mathcal{S}'_s, M'_s)$ ;
    - $I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS'_s, \mathcal{S}'_s, M'_s)$ ;
- (2) if  $\beta = \circ$ , then  $I(\iota, \varphi, \mathbb{S})$  and  $\forall \mathbb{S}', \varphi'$ , if  $R(\iota, (\varphi, \mathbb{S}), (\varphi', \mathbb{S}'), TS_t.P, TS_s.P)$  and  $I(\iota, \varphi', \mathbb{S}')$ , then  $I, \iota \models (TS_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\circ, \emptyset} (TS_s, \mathcal{S}'_s, M'_s)$ , where  $\mathbb{S} = (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)$ ,  $\mathbb{S}' = (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s)$ ;
- (3) if  $\iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow \mathbf{done}$ , there exist  $TS'_s, \mathcal{S}'_s, M'_s$ , and  $\varphi'$  such that:
  - $\iota \vdash (TS_s, \mathcal{S}_s, M_s, \mathcal{D}) \xrightarrow{na}^* (TS'_s, \mathcal{S}'_s, M'_s, \emptyset)$ ,  $\iota \vdash (TS'_s, \mathcal{S}'_s, M'_s) \longrightarrow \mathbf{done}$ ;
  - $\varphi \subseteq \varphi'$  and  $I(\iota, \varphi', (\mathcal{S}_t, M_t, \mathcal{S}'_s, M'_s))$ ;
- (4) if  $\iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow \mathbf{abort}$ , then  $\iota \vdash (TS_s, \mathcal{S}_s, M_s, \beta) \mapsto^+ \mathbf{abort}$ .

The simulation  $I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s)$  carries a delayed write set  $\mathcal{D}$  for the writes that the source thread has to perform later. The parameter  $\varphi$  records the timestamp mapping between the target and source memory at the last switch point. The atomic bit  $\beta$  indicates whether the thread can switch.

If the source thread aborts in finite steps (shown as  $\iota \vdash (TS_s, \mathcal{S}_s, M_s, \beta) \mapsto^+ \mathbf{abort}$ ), the simulation trivially holds. So the correctness of the optimization is meaningful only when the source program never aborts.







Fig. 23. Simulation diagram of atomic step (t and t' are target and source threads respectively)

Fig. 24. Simulation diagrams of non-atomic step (t' and t are target and source threads respectively, and  $\mathcal{D}_2$  records the delayed writes that have not been caught up by the current source thread steps)

Otherwise, we require that the step invariant SI always holds, and discuss the different cases of target steps.

Case (1-a) in Def. 7.3 shows an atomic step of the target. The simulation follows the diagram in Fig. 23. The step invariant SI ensures that the delayed write set has been empty when taking an atomic step. After the step, the timestamp mapping increasing (shown as  $\varphi \subseteq \varphi'$ ) and the invariant  $I$  needs to be reestablished, since the target and source threads reach a switch point.

Case (1-b) shows the condition that the target thread takes a non-atomic step. If the target thread takes a non-atomic write step at the timestamp  $t$  as shown in Fig. 24(a), we add a new delayed item  $(x, t)$  with an index  $i$  into the delayed write set  $\mathcal{D}$  as defined in Fig. 22. The target write step may fulfill a message in its promise set  $((x, t) \in \llbracket TS_t.P - TS'_t.P \rrbracket)$ , or generate a new message into memory  $((x, t) \in \llbracket M'_t - M_t \rrbracket)$ . Then, the source thread will take some non-atomic steps to catch up some delayed writes according to the rules in Fig. 22. Here, we forbid the non-atomic reads in the source thread steps to read unobserved messages, whose locations are recorded in the delayed write set. Reading such unobserved message on some location  $x$  may cause the source thread to insert the message on location  $x$  at some unexpected timestamps when catching up the delayed write on  $x$ , and may cause the write-write race freedom to fail to preserve. Then, we reduce the indexes of the elements in the delayed write set (shown as  $\mathcal{D}_2' < \mathcal{D}_2$ ) to ensure that the source thread will eventually write to the locations in the delay set.

Case (1-c) and (1-d) in Def. 7.3 reflect the situations that the target thread takes promise/reserve step and cancel step (shown in Fig. 25). As we have introduced, a thread takes a promise step for its future write. Since we require that the locations written by the source thread should not be less than the target thread for write-write race freedom preservation, each memory write at the target level should have a corresponding memory write at the source level. Thus, if the target thread takes a promise step for a future write, the simulation requires the source thread to take a promise step for the corresponding future write in the source program. In the cancel step case (shown in Fig. 25(b)), the indexes of elements in the delayed write set do not need to be reduced, even if the





Fig. 25. Simulation diagrams of promise/reserve and cancel steps ( $t'$  and  $t$  are target and source threads respectively)

target and source threads are in atomic block, since the number of the reservations in the thread's promise set is finite and the thread will never take cancel steps forever.

If the atomic bit is  $\circ$  (case 2), we consider the interaction with other threads (following the diagram below). When switching back after environment steps satisfying  $R$  and the invariant  $I$  reestablished, the simulation must hold over the new states.



Finally, case 3 (or 4) says, if the target thread terminates (or aborts), so does the source thread. When both target and source threads terminate, we require that the invariant  $I$  holds and a larger message mapping  $\varphi'$  is well-formed from the restrictions of guarantee condition (G).


We show that why the item 3 in the step invariant defined in Def. 7.1 is essential in proving the write-write race preserving. Consider the following example. For the source program, we call the left thread  $t_1$  and the right thread  $t_2$ . For the target program, we call the left thread  $t'_1$  and the right thread  $t'_2$ .

$$x_{na} := 1; \left\| \begin{array}{l} y_{na} := 1; \\ x_{na} := 3; \\ \text{CAS}_{rlx,rlx}(z, 0, 1); \end{array} \right. \rightsquigarrow x_{na} := 1 \left\| \begin{array}{l} x_{na} := 3; \\ y_{na} := 1; \\ \text{CAS}_{rlx,rlx}(z, 0, 1); \end{array} \right.$$

The execution of the target program may have the following execution to generate the write-write race.

	$t'_1$	$t'_2$
(1)	reserve $\langle z : (0, 1] \rangle$	
(2)	$x_{na} := 1$	
(3)		$x_{na} := 3$ //Race

Consider that we have already established the thread-local simulation between  $t'_2$  and  $t_2$  as the following shown and we need to use such simulation to construct the write-write race in the source program.



To ensure that the source thread will eventually write the location  $x$  and generates write-write race, our thread-local simulation needs to make sure that when executing  $\text{CAS}_{rlx,rlx}(z, 0, 1)$  the delayed write set is empty (the item

3 in the step invariant). Note that we can not write such restriction in the atomic step case in the thread-local simulation, since the execution of  $\text{CAS}_{\text{rlx}, \text{rlx}}(z, 0, 1)$  can not be done. The reason is that the timestamps that will be used by the execution of  $\text{CAS}_{\text{rlx}, \text{rlx}}(z, 0, 1)$  have been reserved by  $t'_1$ .

## 8 WHOLE PROGRAM SIMULATION AND COMPOSITIONALITY

In this section, we define the whole program simulation in Sec. 8.1, and then show the proof sketch of the compositionality in Sec. 8.2. In Sec. 8.3, we show that our thread-local simulation preserves the promise certification, and illustrate how we prove that a certification against the current memory for non-atomic locations ensures the existence of the certification against the capped memory in detail as we have mentioned in Sec. 1.

### 8.1 Whole program simulation

The role of the whole program simulation in our work, as shown in Fig. 2, is to ensure that there is a refinement relation between the target and source programs. We define the whole program simulation in the following.

*Definition 8.1 (Whole program simulation).* **let**  $(\pi_t, l)$  **in**  $f_1 \mid \dots \mid f_n \leq \text{let } (\pi_s, l) \text{ in } f_1 \mid \dots \mid f_n$  iff, for any  $\hat{W}_t$ , if **let**  $(\pi_t, l)$  **in**  $f_1 \mid \dots \mid f_n \xrightarrow{\text{load}} \hat{W}_t$ , there exists  $\hat{W}_s$  such that:

- **let**  $(\pi_s, l)$  **in**  $f_1 \mid \dots \mid f_n \xrightarrow{\text{load}} \hat{W}_s$ ;
- $\hat{W}_t \leq \hat{W}_s$ .

where  $\hat{W}_t \leq \hat{W}_s$  is defined in Def. 8.2.

*Definition 8.2.* Whenever  $(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \beta_t)^t \leq (\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \beta_s)^t$ , the following are true:

- (1) for any  $\mathcal{TP}_t', \mathcal{S}_t', M_t'$  and  $\beta_t'$ , if  $(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \beta_t)^t \xrightarrow{\tau} (\mathcal{TP}_t', t, \mathcal{S}_t', M_t', \beta_t')^t$ , then there exist  $\mathcal{TP}_s', \mathcal{S}_s', M_s'$  and  $\beta_s'$  such that:
  - $(\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \beta_s)^t \xrightarrow{\tau}^* (\mathcal{TP}_s', t, \mathcal{S}_s', M_s', \beta_s')^t$ ;
  - $(\mathcal{TP}_t', t, \mathcal{S}_t', M_t', \beta_t')^t \leq (\mathcal{TP}_s', t, \mathcal{S}_s', M_s', \beta_s')^t$ .
- (2) for any  $\mathcal{TP}_t', \mathcal{S}_t'$  and  $M_t'$ , if  $(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \beta_t)^t \xrightarrow{\text{out}(v)} (\mathcal{TP}_s', t, \mathcal{S}_t', M_t', \circ)^t$ , then there exist  $\mathcal{TP}_s', \mathcal{S}_s', M_s', \beta_s'$ ,  $\mathcal{TP}_s'', \mathcal{S}_s''$  and  $M_s''$  such that:
  - $(\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \beta_s)^t \xrightarrow{\tau}^* (\mathcal{TP}_s', t, \mathcal{S}_s', M_s', \beta_s')^t$  and  $(\mathcal{TP}_s', t, \mathcal{S}_s', M_s', \beta_s')^t \xrightarrow{\text{out}(v)} (\mathcal{TP}_s'', t, \mathcal{S}_s'', M_s'', \circ)^t$ ;
  - $(\mathcal{TP}_t', t, \mathcal{S}_t', M_t', \circ)^t \leq (\mathcal{TP}_s'', t, \mathcal{S}_s'', M_s'', \circ)^t$ .
- (3) for any  $\mathcal{TP}_t', t'$ , if  $(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \beta_t)^t \xrightarrow{\text{sw}} (\mathcal{TP}_t', t', \mathcal{S}_t, M_t, \circ)^t$ , then there exists  $\mathcal{TP}_s'$  such that:
  - $(\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \beta_s)^t \xrightarrow{\text{sw}} (\mathcal{TP}_s', t', \mathcal{S}_s, M_s, \circ)$ ;
  - $(\mathcal{TP}_t', t', \mathcal{S}_t, M_t, \circ)^t \leq (\mathcal{TP}_s', t', \mathcal{S}_s, M_s, \circ)^t$ .
- (4) if  $(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \beta_t)^t \Rightarrow \text{done}$ , then there exist  $\mathcal{TP}_s', \mathcal{S}_s', M_s'$  and  $\beta_s'$  such that:
  - $(\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \beta_s)^t \xrightarrow{\tau}^* (\mathcal{TP}_s', t, \mathcal{S}_s', M_s', \beta_s')^t$  and  $(\mathcal{TP}_s', t, \mathcal{S}_s', M_s', \beta_s')^t \Rightarrow \text{done}$ .
- (5) if  $(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \beta_t)^t \Rightarrow \text{abort}$ , then  $(\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \beta_s)^t \Rightarrow \text{abort}$ .

We write some figures to illustrate the whole program simulation defined in Def. 8.1 in the following.

- If the target program takes a tau step, the source program is permitted to take multiple steps.

$$\begin{array}{ccc}
 \hat{W}_s & \xrightarrow{\tau}^* & \hat{W}_s' \\
 \vdots & & \vdots \\
 \hat{W}_t & \xrightarrow{\tau} & \hat{W}_t'
 \end{array}$$

- If the target program takes an output step, the source program is restricted to generate the same output.

$$\begin{array}{ccccc}
\hat{W}_s & \xRightarrow{\tau}^* & \hat{W}_s' & \xRightarrow{\text{out}(v)} & \hat{W}_s'' \\
\vdots & & & & \vdots \\
\hat{W}_t & \xRightarrow{\text{out}(v)} & \hat{W}_t' & & 
\end{array}$$

- If the target program does a thread switching, the source program will switch to the same thread.

$$\begin{array}{ccc}
(\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \circ)^t & \xRightarrow{\text{sw}} & (\mathcal{TP}_s', t', \mathcal{S}_s, M_s, \circ)^t \\
\vdots & & \vdots \\
(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \circ)^t & \xRightarrow{\text{sw}} & (\mathcal{TP}_t', t', \mathcal{S}_t, M_t, \circ)^t
\end{array}$$

## 8.2 Compositionality

We need to prove that the thread-local upward simulation can compose to the whole program simulation as shown in Def. 8.1.

LEMMA 8.3 (COMPOSITIONALITY).

$$\begin{aligned}
& \forall \pi_t, \pi_s, I, l, f_1, \dots, f_n. \\
& I, l \models \pi_t \preceq \pi_s \wedge \\
& \text{Safe}(\text{let } (\pi_s, \iota) \text{ in } f_1 \mid \dots \mid f_n) \wedge \\
& \text{ww-NPRF}(\text{let } (\pi_s, \iota) \text{ in } f_1 \mid \dots \mid f_n) \\
& \implies \text{let } (\pi_t, \iota) \text{ in } f_1 \mid \dots \mid f_n \leq \text{let } (\pi_s, \iota) \text{ in } f_1 \mid \dots \mid f_n
\end{aligned}$$

PROOF. From the premises, we have the following.

$$I, l \models \pi_t \preceq \pi_s \quad (1)$$

$$\text{Safe}(\text{let } (\pi_t, \iota) \text{ in } f_1 \mid \dots \mid f_n) \quad (2)$$

$$\text{ww-NPRF}(\text{let } (\pi_t, \iota) \text{ in } f_1 \mid \dots \mid f_n) \quad (3)$$

We unfold (1) and have the following.

$$I(l, \varphi_0, (\mathcal{S}_\perp, M_0, \mathcal{S}_\perp, M_0)) \wedge \text{wf}(I) \quad (4)$$

$$\begin{aligned}
& \forall \sigma_t, f. \text{Init}(\pi_t, f) = \sigma_t \\
& \implies \exists \sigma_s. (\text{Init}(\pi_s, f) = \sigma_s \wedge I, l \models ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0) \preceq_{\varphi}^{\circ, \emptyset} ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0))
\end{aligned} \quad (5)$$

We unfold the proof goal. We have the following premise.

$$\text{let } (\pi_t, \iota) \text{ in } f_1 \mid \dots \mid f_n \xRightarrow{\text{load}} \hat{W}_t \quad (6)$$

And we need to prove that there exist  $\hat{W}_s$  such that:

$$\text{let } (\pi_s, \iota) \text{ in } f_1 \mid \dots \mid f_n \xRightarrow{\text{load}} \hat{W}_s \quad (\text{g1})$$

$$\hat{W}_t \leq \hat{W}_s \quad (\text{g2})$$

Let  $\hat{W}_t = (\mathcal{TP}_t, t, \mathcal{S}_\perp, M_0, \circ)^t$ . From (6) and (5), we have that there exist  $\mathcal{TP}_s$  such that:

$$\text{let } (\pi_s, \iota) \text{ in } f_1 \mid \dots \mid f_n \xRightarrow{\text{load}} (\mathcal{TP}_s, t, \mathcal{S}_\perp, M_0, \circ)^t \quad (7)$$

Thus, we finish the proof of (g1).

By applying Lemma. 8.5 on (2), we have the following.

$$\neg(\exists \hat{W}_s. (\mathcal{TP}_s, t, \mathcal{S}_\perp, M_0, \circ)^t :=^* \hat{W}_s \wedge \hat{W}_s :=_{\text{ax}} \mathbf{abort}) \quad (8)$$

By applying Lemma. 8.8 on (3), we have the following.

$$\neg(\exists \hat{W}_s. (\mathcal{TP}_s, t, \mathcal{S}_\perp, M_0, \circ)^t :=^* \hat{W}_s \wedge \hat{W}_s :=_{\text{ax}} \text{ww-Race}) \quad (9)$$

By applying Lemma. 8.4 on (5), (8) and (9), we prove (g2).  $\square$

LEMMA 8.4 (COMPOSITIONALITY - AUX).

$$\begin{aligned} & \forall \mathcal{TP}_t, i, \mathcal{S}_t, M_t, \mathcal{TP}_s, \mathcal{S}_s, M_s, \beta, \beta_s, \iota, \mathcal{D}, \varphi, n. \\ & (\forall j \in \{1, \dots, n\} \setminus \{i\}. I, \iota \models (\mathcal{TP}_t(j), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\circ, \emptyset} (\mathcal{TP}_s(j), \mathcal{S}_s, M_s)) \wedge \\ & I, \iota \models (\mathcal{TP}_t(i), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (\mathcal{TP}_s(i), \mathcal{S}_s, M_s) \wedge \\ & \neg(\exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \beta_s)^t :=^* \hat{W}_s \wedge \hat{W}_s :=_{\text{ax}} \mathbf{abort}) \wedge \\ & \neg(\exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \beta_s)^t :=^* \hat{W}_s \wedge \hat{W}_s :=_{\text{ax}} \text{ww-Race}) \wedge \\ & (\beta = \circ \implies \beta_s = \circ) \wedge \text{wf}(I) \\ & \implies (\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \leq (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \beta_s)^t \end{aligned}$$

PROOF. By cofix. From the premises, we have the following.

$$\forall j \in \{1, \dots, n\} \setminus \{i\}. I, \iota \models (\mathcal{TP}_t(j), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\circ, \emptyset} (\mathcal{TP}_s(j), \mathcal{S}_s, M_s) \quad (1)$$

$$I, \iota \models (\mathcal{TP}_t(i), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (\mathcal{TP}_s(i), \mathcal{S}_s, M_s) \quad (2)$$

$$\neg(\exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \beta_s)^t :=^* \hat{W}_s \wedge \hat{W}_s :=_{\text{ax}} \mathbf{abort}) \quad (3)$$

$$\neg(\exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \beta_s)^t :=^* \hat{W}_s \wedge \hat{W}_s :=_{\text{ax}} \text{ww-Race}) \quad (4)$$

$$(\beta = \circ \implies \beta_s = \circ) \wedge \text{wf}(I) \quad (5)$$

We unfold the proof goal and we need to prove the following.

(1) If the current target thread takes a tau step, we have the following.

$$(\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \xRightarrow{\tau} (\mathcal{TP}_t', i, \mathcal{S}_t', M_t', \beta')^t \quad (6.1)$$

We unfold (6.1) and have that there exist  $TS_t', \mathcal{S}_t', M_t'$  such that:

$$\iota \vdash (\mathcal{TP}_t(i), \mathcal{S}_t, M_t, \beta) \mapsto^+ (TS_t', \mathcal{S}_t', M_t', \beta') \quad (6.11)$$

$$\mathcal{TP}_t' = \mathcal{TP}_t \{i \rightsquigarrow TS_t'\} \quad (6.12)$$

$$\text{consistent}_{\text{NP}}(TS_t', M_t', \beta', \iota) \quad (6.13)$$

We apply Lemma. 8.11 on (6.12) (2). We have that there exist  $TS_s', \mathcal{S}_s', M_s'$  and  $\beta_s'$  such that:

$$\iota \vdash (\mathcal{TP}_s(i), \mathcal{S}_s, M_s, \beta_s) \mapsto^* (TS_s', \mathcal{S}_s', M_s', \beta_s') \quad (6.14)$$

$$I, \iota \models (TS_t', \mathcal{S}_t', M_t') \preceq_{\varphi'}^{\beta', \mathcal{D}'} (TS_s', \mathcal{S}_s', M_s') \quad (6.15)$$

$$(\beta' = \circ \implies \beta_s' = \circ) \wedge \varphi \subseteq \varphi' \quad (6.16)$$

We discuss (6.14). If the current source thread takes zero step, we finish the proof of such case by co-inductive hypothesis. We focus on the case that the current source thread takes multiple steps. By applying Lemma. 8.13 on (6.13), (6.15), (3) and (4), we have the following.

$$\text{consistent}_{\text{NP}}(TS_s', M_s', \beta_s', \iota) \quad (6.17)$$

From (6.14), (6.17) and co-inductive hypothesis, we finish the proof.

$$\begin{array}{c}
\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow^* (TS', \mathcal{S}', M') \\
\frac{TS'.\sigma \xrightarrow{W(na, x, \_)} \_}{\langle x : \_@(\_, t], \_ \rangle \in (M' \setminus TS'.P) \quad TS'.\mathcal{V}.cur.T_{rlx}(x) < t} \\
\frac{\iota \vdash (TS', \mathcal{S}', M') \longrightarrow^* ((\_, \_, \emptyset), \_, \_)}{(\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \vdash_{ax} \text{ww-Race}} \\
(\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \vdash_{ax} \mathbf{abort} ::= (\mathcal{TP}, t, \mathcal{S}, M)^t \Rightarrow \mathbf{abort}
\end{array}$$

Fig. 26. Auxiliary write-write race and abort step under non-preemptive semantics

(2) If the current target thread takes a done step, we have the following.

$$(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \beta)^t \xrightarrow{\text{out}(v)} (\mathcal{TP}'_t, t, \mathcal{S}'_t, M'_t, \circ)^t \quad (6.2)$$

We unfold (6.1) and have that there exist  $TS'_t, \mathcal{S}'_t$  and  $M'_t$  such that:

$$\iota \vdash (\mathcal{TP}_t(i), \mathcal{S}_t, M_t, \beta) \xrightarrow{\text{out}(v)} (TS'_t, \mathcal{S}'_t, M'_t, \beta') \quad (6.21)$$

$$\mathcal{TP}'_t = \mathcal{TP}_t\{i \rightsquigarrow TS'_t\} \quad (6.22)$$

$$\text{consistent}_{NP}(TS'_t, M'_t, \beta', \iota) \quad (6.23)$$

By applying Lemma. 8.12 on (6.21) and (2), we have that there exist  $TS'_s, \mathcal{S}'_s, M'_s$  and  $\varphi'$  such that:

$$\iota \vdash (TS_s, \mathcal{S}_s, M_s, \beta) \xrightarrow{*} \xrightarrow{\text{out}(v)} (TS'_s, \mathcal{S}'_s, M'_s, \circ) \quad (6.24)$$

$$I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi', \emptyset}^{\circ, \emptyset} (TS'_s, \mathcal{S}'_s, M'_s) \quad (6.25)$$

$$\varphi \subseteq \varphi' \wedge I(\iota, \varphi', (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s)) \quad (6.26)$$

From (6.24), (6.25), (6.26) and co-inductive hypothesis, we finish the proof.

- (3) The correctness of the case that the target program takes a switch step is straight-forward.
- (4) The correctness of the case that the target program takes a done step is straight-forward.
- (5) If the current target thread takes an abort step, we have the following.

$$(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \beta)^t \vdash \mathbf{abort} \quad (6.5)$$

We unfold (6.5) and have the following.

$$\iota \vdash (\mathcal{TP}_t(t), \mathcal{S}_t, M_t, \beta) \xrightarrow{*} (TS'_t, \mathcal{S}'_t, M'_t, \beta') \quad (6.51)$$

$$\iota \vdash (TS'_t, \mathcal{S}'_t, M'_t) \longrightarrow \mathbf{abort} \quad (6.52)$$

By applying Lemma. 8.11 on (6.51) and (2), We have that there exist  $TS'_s, \mathcal{S}'_s, M'_s$  and  $\beta'_s$  such that:

$$\iota \vdash (\mathcal{TP}_s(i), \mathcal{S}_s, M_s, \beta_s) \xrightarrow{*} (TS'_s, \mathcal{S}'_s, M'_s, \beta'_s) \quad (6.53)$$

$$I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\beta', \mathcal{D}'} (TS'_s, \mathcal{S}'_s, M'_s) \quad (6.54)$$

$$\beta' = \circ \implies \beta'_s = \circ \quad (6.55)$$

From (6.52) and (6.54), we construct an abort step of the source program.

□



LEMMA 8.5 (SOUND NP-ABORT).

$$\begin{aligned} & \forall \mathcal{TP}, t, \mathcal{S}, M, \iota. \\ & \neg(\exists \hat{W}. (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \wedge \hat{W} \Longrightarrow \mathbf{abort}) \\ & \Longrightarrow \neg(\exists \hat{W}. (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \wedge \hat{W} \Longrightarrow_{\text{ax}} \mathbf{abort}) \end{aligned}$$

PROOF. We need to prove that the following.

$$\begin{aligned} & (\exists \hat{W}. (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \wedge \hat{W} \Longrightarrow_{\text{ax}} \mathbf{abort}) \\ & \Longrightarrow (\exists \hat{W}. (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \wedge \hat{W} \Longrightarrow \mathbf{abort}) \end{aligned}$$

From the premise, we have that there exist  $\hat{W}$  such that:

$$(\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \quad (1)$$

$$\hat{W} \Longrightarrow_{\text{ax}} \mathbf{abort} \quad (2)$$

We have the following.

$$\begin{aligned} & ((\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \mathbf{abort}) \vee \\ & \neg((\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \mathbf{abort}) \end{aligned} \quad (3)$$

We destruct (3) and discuss each case respectively.

- We first consider that the current thread will abort.

$$(\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \mathbf{abort} \quad (3.1)$$

We finish the proof of such case by applying Lemma. 8.6 on (3.1).

- Then, we consider that the current thread will not abort.

$$\neg((\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \mathbf{abort}) \quad (3.2)$$

By applying Lemma. 8.7 on (1), (2) and (3.2), we finish the proof.

□

LEMMA 8.6 (SOUND NP-ABORT AUX-1).

$$\begin{aligned} & \forall \mathcal{TP}, t, \mathcal{S}, M, \iota. \\ & (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \mathbf{abort} \\ & \Longrightarrow (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow \mathbf{abort} \end{aligned}$$

LEMMA 8.7 (SOUND NP-ABORT AUX-2).

$$\begin{aligned} & \forall \hat{W}, \hat{W}_0, n. \\ & \hat{W} \Longrightarrow^n \hat{W}_0 \wedge \hat{W}_0 \Longrightarrow_{\text{ax}} \mathbf{abort} \wedge \\ & \neg(\hat{W} \Longrightarrow_{\text{ax}} \mathbf{abort}) \\ & \Longrightarrow \exists \hat{W}'. \hat{W} \Longrightarrow^* \hat{W}' \wedge \hat{W}' \Longrightarrow \mathbf{abort} \end{aligned}$$

LEMMA 8.8 (SOUND AUX WW-NP-RACE).

$$\begin{aligned} & \forall \mathcal{TP}, t, \mathcal{S}, M, \iota. \\ & \neg(\exists \hat{W}. (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \wedge \hat{W} \Longrightarrow \mathbf{ww-Race}) \\ & \Longrightarrow \neg(\exists \hat{W}. (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \wedge \hat{W} \Longrightarrow_{\text{ax}} \mathbf{ww-Race}) \end{aligned}$$

PROOF. From the premises, we have the following.

$$(\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \quad (1)$$

$$\hat{W} \Longrightarrow_{\text{ax}} \text{ww-Race} \quad (2)$$

We need to prove the following.

$$\exists \hat{W}. (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \wedge \hat{W} \Longrightarrow \text{ww-Race} \quad (g)$$

We have the following.

$$((\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race}) \vee \neg((\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race}) \quad (3)$$

We destruct (3) and discuss each case respectively.

- We first consider that the current thread will generate data race.

$$(\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race} \quad (4.1)$$

We apply Lemma. 8.9 on (4.1) and finish the proof of such case.

- Then, we consider that the current thread will not generate data race.

$$\neg((\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race}) \quad (5.2)$$

We apply Lemma. 8.10 on (2), (3) and (5.2) and finish the proof of such case.

□

LEMMA 8.9 (SOUND AUX WW-NP-RACE AUX-1).

$$\begin{aligned} & \forall \mathcal{TP}, t, \mathcal{S}, M, \iota. \\ & (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race} \\ & \implies \exists \hat{W}. (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \Longrightarrow^* \hat{W} \wedge \hat{W} \Longrightarrow \text{ww-Race} \end{aligned}$$

LEMMA 8.10 (SOUND AUX WW-NP-RACE AUX-2).

$$\begin{aligned} & \forall \hat{W}, \hat{W}_0, n. \\ & \hat{W} \Longrightarrow^n \hat{W}_0 \wedge \hat{W}_0 \Longrightarrow_{\text{ax}} \text{ww-Race} \wedge \\ & \neg(\hat{W} \Longrightarrow_{\text{ax}} \text{ww-Race}) \\ & \implies \exists \hat{W}'. \hat{W} \Longrightarrow^* \hat{W}' \wedge \hat{W}' \Longrightarrow \text{ww-Race} \end{aligned}$$

LEMMA 8.11 (SIMULATION: TAU STEP).

$$\begin{aligned} & \forall TS_t, \mathcal{S}_t, M_t, TS'_t, \mathcal{S}'_t, M'_t, TS_s, \mathcal{S}_s, M_s, n, \beta, \beta_s, \beta', \mathcal{D}, \varphi. \\ & \iota \vdash (TS_t, \mathcal{S}_t, M_t, \beta) \longmapsto^n (TS'_t, \mathcal{S}'_t, M'_t, \beta') \wedge \\ & I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s) \wedge (\beta = \circ \implies \beta_s = \circ) \\ & \implies \exists TS'_s, \mathcal{S}'_s, M'_s, \mathcal{D}', \varphi', \beta'_s. \\ & \iota \vdash (TS_s, \mathcal{S}_s, M_s, \beta_s) \longmapsto^* (TS'_s, \mathcal{S}'_s, M'_s, \beta'_s) \wedge \\ & I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\beta', \mathcal{D}'} (TS'_s, \mathcal{S}'_s, M'_s) \wedge \varphi \subseteq \varphi' \wedge \\ & (\beta' = \circ \implies \beta'_s = \circ) \end{aligned}$$

LEMMA 8.12 (SIMULATION: OUTPUT STEP).

$$\begin{aligned}
& \forall TS_t, \mathcal{S}_t, M_t, TS'_t, \mathcal{S}'_t, M'_t, TS_s, \mathcal{S}_s, M_s, \beta, \beta_s, \mathcal{D}, \varphi. \\
& \iota \vdash (TS_t, \mathcal{S}_t, M_t, \beta) \xrightarrow{\text{out}(v)} (TS'_t, \mathcal{S}'_t, M'_t, \circ) \wedge \\
& I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s) \wedge (\beta = \circ \implies \beta_s = \circ) \\
& \implies \exists TS'_s, \mathcal{S}'_s, M'_s, \varphi'. \\
& \iota \vdash (TS_s, \mathcal{S}_s, M_s, \beta) \xrightarrow{*} \xrightarrow{\text{out}(v)} (TS'_s, \mathcal{S}'_s, M'_s, \circ) \wedge \\
& I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\circ, \emptyset} (TS'_s, \mathcal{S}'_s, M'_s) \wedge \varphi \subseteq \varphi'
\end{aligned}$$

### 8.3 Promise certification preservation

Theorem. 8.13 shows that under the assumption of the write-write race freedom, our thread-local simulation ensures the preserving of the promise certification. illustrate how we prove that a certification against the current memory for non-atomic locations ensures the existence of the certification against the capped memory in Lemma. 8.18. **This lemma also shows why the locations in our work are divided into atomic locations and non-atomic locations. In the following introduction, the conditions, which say that the thread promises set is a subseq of the memory and the thread view is closed, are omitted in the presentations of some lemmas, since these conditions are ensured by promising semantics and not the main points of our proof.**

THEOREM 8.13 (PROMISE CONSISTENCY PRESERVING).

$$\begin{aligned}
& \forall \mathcal{T}\mathcal{P}_t, t, M_t, \mathcal{T}\mathcal{P}_s, M_s, \iota, \beta, \mathcal{D}, \varphi. \\
& \text{consistent}_{\text{NP}}(\mathcal{T}\mathcal{P}_t(t), M_t, \beta, \iota) \wedge \\
& I, \iota \models (\mathcal{T}\mathcal{P}_t(t), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (\mathcal{T}\mathcal{P}_s(t), \mathcal{S}_s, M_s) \wedge \\
& \neg(\iota \vdash (\mathcal{T}\mathcal{P}_s(t), \mathcal{S}_s, M_s) \xrightarrow{*} \text{abort}) \wedge \\
& \neg((\mathcal{T}\mathcal{P}_s, t, \mathcal{S}_s, M_s, \beta)^{\iota} \vdash_{\text{ax}} \text{ww-Race}) \\
& \implies \text{consistent}_{\text{NP}}(\mathcal{T}\mathcal{P}_s(t), M_s, \beta, \iota)
\end{aligned}$$

PROOF. From the premises, we have that the following hold.

$$\text{consistent}_{\text{NP}}(\mathcal{T}\mathcal{P}_t(t), M_t, \beta, \iota) \tag{1}$$

$$I, \iota \models (\mathcal{T}\mathcal{P}_t(t), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (\mathcal{T}\mathcal{P}_s(t), \mathcal{S}_s, M_s) \tag{2}$$

$$\neg(\iota \vdash (\mathcal{T}\mathcal{P}_t(t), \mathcal{S}_t, M_t) \xrightarrow{*} \text{abort}) \tag{3}$$

$$\neg((\mathcal{T}\mathcal{P}_s, t, \mathcal{S}_s, M_s, \beta)^{\iota} \vdash_{\text{ax}} \text{ww-Race}) \tag{4}$$

We unfold (1) and have the following:

$$\iota \vdash (\mathcal{T}\mathcal{P}_t(t), \widehat{T}(M_t), \widehat{M}_t, \beta) \xrightarrow{*} ((\_, \_, \emptyset), \_, \_, \_) \tag{5}$$

Let  $M_{sc} = (\{m \in M_s \mid \iota(m.\text{var}) = \text{na}\} \cup \{m \in \widehat{M}_s \mid \iota(m.\text{var}) = \text{at}\})$ . We apply Lemma. 8.14 on (5), (2) and (3) and have the following.

$$\iota \vdash (\mathcal{T}\mathcal{P}_s(t), \widehat{T}(M_s), M_{sc}, \beta) \xrightarrow{*} ((\_, \_, \emptyset), \_, \_, \_) \tag{6}$$

We apply Lemma. 8.17 on (4) and have the following.

$$\neg((\mathcal{T}\mathcal{P}_s, t, \widehat{T}(\widehat{M}_s), M_{sc}) \vdash_{\text{ax}} \text{ww-Race}) \tag{7}$$

By applying Lemma. 8.18 on (6) and (7), we finish the proof.  $\square$

LEMMA 8.14 (LSIM ENSURES PROMISE FULFILLING - CAPPED).

$$\begin{aligned}
& \forall \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \varphi, I, \iota, M_{sc}, \beta, n. \\
& \iota \vdash (TS_t, \widehat{T}(M_t), \widehat{M}_t, \beta) \mapsto^n ((\_, \_), \emptyset, \_, \_) \wedge \\
& I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s) \wedge \\
& M_{sc} = (\{m \in M_s \mid \iota(m.\text{var}) = \text{na}\} \cup \{m \in \widehat{M}_s \mid \iota(m.\text{var}) = \text{at}\}) \wedge \\
& \neg(\iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow^* \text{abort}) \\
& \implies \iota \vdash (TS_s, \widehat{T}(\widehat{M}_s), M_{sc}, \beta) \xrightarrow{\text{pf}}^* ((\_, \_), \emptyset, \_, \_)
\end{aligned}$$

PROOF. Prove by applying Lemma. 8.15. □

LEMMA 8.15 (LSIM ENSURES PROMISE FULFILLING - CAPPED AUX).

$$\begin{aligned}
& \forall TS_t, \mathcal{S}_{tc}, M_{tc}, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_{sc}, M_{sc}, \mathcal{S}_s, M_s, \beta, \mathcal{D}, \varphi. \\
& \iota \vdash (TS_t, \mathcal{S}_{tc}, M_{tc}, \beta) \mapsto^n ((\_, \_), \emptyset, \_, \_) \wedge \\
& M_t \subseteq M_{tc} \wedge (\forall m \in (M_{tc} - M_t). m = \langle \_ : (\_, \_) \rangle) \wedge \\
& I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s) \wedge \\
& (\forall x \notin \iota. M_s(x) = M_{sc}(x)) \wedge ([M_{tc}]_I \approx [M_{sc}]_I) \wedge \\
& \neg(\iota \vdash (TS_t, \mathcal{S}_{tc}, M_{tc}) \longrightarrow^* \text{abort}) \\
& \implies \iota \vdash (TS_s, \mathcal{S}_{sc}, M_{sc}, \beta) \xrightarrow{\text{pf}}^* ((\_, \_), \emptyset, \_, \_)
\end{aligned}$$

PROOF. Prove by induction on  $n$ . If  $n$  is zero, we prove by applying Lemma. 8.16. And if  $n$  is greater than zero, we prove by applying inductive hypothesis. □

LEMMA 8.16 (LSIM ENSURES PROMISE FULFILLING - CAPPED WITH TARGET PRM EMPTY).

$$\begin{aligned}
& \forall TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_{sc}, M_{sc}, \mathcal{S}_s, M_s, \beta, \mathcal{D}, \varphi. \\
& TS_t.P = \emptyset \wedge M_t \subseteq M_{tc} \wedge (\forall m \in (M_{tc} - M_t). m = \langle \_ : (\_, \_) \rangle) \wedge \\
& I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s) \wedge \\
& (\forall x \notin \iota. M_s(x) = M_{sc}(x)) \wedge ([M_{tc}]_I \approx [M_{sc}]_I) \wedge \\
& \neg(\iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow^* \text{abort}) \\
& \implies \iota \vdash (TS_s, \mathcal{S}_{sc}, M_{sc}) \xrightarrow{\text{pf}}^* ((\_, \_), \emptyset, \_, \_)
\end{aligned}$$

PROOF. Prove by induction on the well-ordered delayed write set  $\mathcal{D}$ . The order of the delayed write set is  $\mathcal{D} \ll \mathcal{D}' \triangleq \exists \mathcal{D}_0. \mathcal{D} \subseteq \mathcal{D}_0 \wedge \mathcal{D}_0 < \mathcal{D}'$ . □

LEMMA 8.17 (RACE-FREE IMPLIES CAPPED RACE-FREE).

$$\begin{aligned}
& \forall \mathcal{TP}, t, \mathcal{S}, M, \beta, \iota, \mathcal{S}_c, M_c. \\
& \neg((\mathcal{TP}, t, \mathcal{S}, M, \beta)^t \vdash_{\text{ax}} \text{ww-Race}) \wedge \\
& M \subseteq M_c \wedge (\forall m \in (M_c - M). m = \langle \_ : (\_, \_) \rangle) \wedge \mathcal{S} \leq \mathcal{S}_c \\
& \implies \neg((\mathcal{TP}, t, \mathcal{S}_c, M_c, \beta)^t \vdash_{\text{ax}} \text{Race})
\end{aligned}$$

Lemma. 8.18 shows that a thread from a write-write race free program can certify promises (for non-atomic writes) against the current memory instead of the capped memory. The intuition of the correctness of such lemma includes two points: (1) write-write race freedom forbids a thread  $t$  to write to a location when the memory contains a write of the same location made by another thread  $t'$  and unobserved by  $t$ ; (2) There is no atomic update operation performing on the non-atomic location.

$$\begin{aligned}
T \sim_{\varphi} T' &\triangleq \forall x. \varphi(x, T(x)) = T'(x) \\
V \sim_{\varphi} V' &\triangleq V.T_{na} \sim_{\varphi} V'.T_{na} \wedge V.T_{rlx} \sim_{\varphi} V'.T_{rlx} \\
\mathcal{V} \sim_{\varphi} \mathcal{V}' &\triangleq \mathcal{V}.cur \sim_{\varphi} \mathcal{V}'.cur \wedge \mathcal{V}.acq \sim_{\varphi} \mathcal{V}'.acq \wedge (\forall x. \mathcal{V}.rel(x) \sim_{\varphi} \mathcal{V}'.rel(x)) \\
M \sim_{\varphi} M' &\triangleq \varphi(M_t, M_s) \wedge \\
&\quad (\forall m_t \in M_t. \exists m_s \in M_s. \varphi(m_t.var, m_t.to) = m_s.to \wedge m_t.var = m_s.var \wedge \\
&\quad \quad m_t.val = m_s.val \wedge m_t.\mathcal{V} \sim_{\varphi} m_s.\mathcal{V})
\end{aligned}$$

Fig. 27. Auxiliary definitions in promise certification preservation

LEMMA 8.18 (FULFILLED UNDER RACE-FREE IMPLIES PROMISE CONSISTENT).

$$\begin{aligned}
&\forall \mathcal{TP}, t, \mathcal{S}, M, \iota, M_{sc}, n, \beta. \\
&\quad \iota \vdash (\mathcal{TP}(t), \widehat{T}(M), M_{sc}, \beta) \mapsto^n ((\_, \_, \emptyset), \_, \_, \_) \wedge \\
&\quad \neg((\mathcal{TP}, t, \widehat{T}(\widehat{M}), M_{sc}, \beta)^t \vdash_{ax} \text{ww-Race}) \wedge \\
&\quad M_{sc} = (\{m \in M \mid \iota(m.var) = na\} \cup \{m \in \widehat{M} \mid \iota(m.var) = at\}) \\
&\implies \text{consistent}_{NP}(\mathcal{TP}(t), M, \beta, \iota)
\end{aligned}$$

PROOF. By unfolding the definitions of  $\text{consistent}_{NP}$ , we need to prove that for any  $\mathcal{TP}, t, \mathcal{S}, M, \iota, M_{sc}, n, \beta$ , if

$$\iota \vdash (\mathcal{TP}(t), \widehat{T}(M), M_{sc}, \beta) \mapsto^n ((\_, \_, \emptyset), \_, \_, \_) \quad (1)$$

$$\neg((\mathcal{TP}, t, \widehat{T}(\widehat{M}), M_{sc}, \beta)^t \vdash_{ax} \text{ww-Race}) \quad (2)$$

$$M_{sc} = (\{m \in M \mid \iota(m.var) = na\} \cup \{m \in \widehat{M} \mid \iota(m.var) = at\}) \quad (3)$$

then

$$\iota \vdash (\mathcal{TP}(t), \widehat{T}(M), \widehat{M}, \beta) \mapsto^* ((\_, \_, \emptyset), \_, \_, \_) \quad (g)$$

By applying lemma. 8.19 (in the proof of this lemma, we illustrate the main idea that a thread from a write-write race free program can certify promises (for non-atomic writes) against current memory instead of the capped memory and why we divide locations into non-atomic locations and atomic locations) on (g), we let  $\varphi = \{(x, t) \rightsquigarrow t \mid (x, t) \in \llbracket M_{sc} \rrbracket\}$  and need to prove the following.

$$\iota \vdash (\mathcal{TP}(t), \widehat{T}(M), M_{sc}, \beta) \mapsto^n ((\_, \_, \emptyset), \_, \_, \_) \quad (g1)$$

$$\mathcal{V} \sim_{\varphi} \mathcal{V} \quad (g2)$$

$$P \approx P \quad (g3)$$

$$M_{sc} \sim_{\varphi} \widehat{M} \quad (g4)$$

$$[M]_t \approx [\widehat{M}]_t \quad (g5)$$

$$M_{sc} \subseteq \widehat{M} \wedge (\forall m \in (\widehat{M} \setminus M_{sc}). m = \langle \_ : (\_, \_) \rangle) \quad (g6)$$

$$\neg((\mathcal{TP}, t, \widehat{T}(\widehat{M}), M_{sc}, \beta)^t \vdash_{ax} \text{ww-Race}) \quad (g7)$$

We prove (g1) by applying (1).

(g2) and (g3) can be proved according to the definitions in Fig. 27 directly.

(g4), (g5) and (g6) can be proved from (3).


We prove (g7) from (2).

□

LEMMA 8.19 (PROMISE CERTIFICATION FROM CURRENT MEMORY TO CAPPED MEMORY).


$$\begin{aligned}
& \forall n, \sigma, \mathcal{V}, P, \mathcal{S}, M, \beta, \mathcal{V}', P', M', \mathcal{TP}, t, . \\
& \quad \iota \vdash ((\sigma, \mathcal{V}, P), \mathcal{S}, M, \beta) \mapsto^n ((\_, \_, \emptyset), \_, \_, \_) \wedge \\
& \quad \mathcal{V} \sim_\varphi \mathcal{V}' \wedge P \approx P' \wedge M \sim_\varphi M' \wedge [M]_t \approx [M']_t \\
& \quad M \subseteq M' \wedge (\forall m \in (M' \setminus M). m = \langle \_ : (\_, \_) \rangle) \wedge \\
& \quad \neg((\mathcal{TP}, t, \mathcal{S}, M)' \Rightarrow_{\text{ax}} \text{ww-Race}) \wedge \mathcal{TP}(t) = (\sigma, \mathcal{V}, P) \\
& \Rightarrow \iota \vdash ((\sigma, \mathcal{V}', P'), \mathcal{S}, M', \beta) \mapsto^* ((\_, \_, \emptyset), \_, \_, \_).
\end{aligned}$$

PROOF. We illustrate the main idea of the proof of such lemma. The atomic locations in  $M_{sc}$  and  $\hat{M}$  are the same. Thus, writing to the atomic locations in  $M_{sc}$  and  $\hat{M}$  has no difference. We focus on the non-atomic locations. Consider the following situation, the left side is the current memory on location  $x$  and the right side is the capped version of the current memory on location  $x$ . We assume that  $m$  and  $m_0$  are all concrete messages. Here, the location  $x$  is a non-atomic location.




Consider that the thread does a memory write from the current state.

- If it inserts a new message  $m_1$  between  $m$  and  $m_0$ ,  $m_0$  must be a promise of the thread. Otherwise, a write-write race arises. The corresponding memory write on the capped memory will split  $m_0$  and insert  $m'_1$ , which is the corresponding message of  $m_1$ . **Note, one important thing here is that  $m_1$  is not generated by the atomic update operation (e.g. CAS), since we prohibit the atomic update operation performed on the non-atomic location. If  $m_1$  is generated by an atomic update operation, the "from"-timestamp of  $m_0$  must equal to the "to"-timestamp of  $m$ , which is impossible to achieve on the capped memory.**



- If it inserts a new message  $m_2$ , which has a timestamp larger than  $m_0$ , the corresponding memory write (generating  $m'_2$ , which is the corresponding message of  $m_2$ ) on the capped memory insert a message, which has a larger timestamp than the capped message. We show such condition in the following figure.



□

## 9 PROOF OF WRITE-WRITE RACE FREEDOM PRESERVING

We show the correctness proof of write-write race freedom preserving in the following.

LEMMA 9.1 (WW-RF PRESERVING).

$$\begin{aligned}
 & \forall \pi_t, \pi_s, I, \iota, f_1, \dots, f_n. \\
 & \quad \text{ww-NPRF}(\mathbf{let}(\pi_s, \iota) \mathbf{in} f_1 \mid \dots \mid f_n) \wedge \\
 & \quad I, \iota \models \pi_t \preceq \pi_s \wedge \\
 & \quad \text{Safe}(\mathbf{let}(\pi_s, \iota) \mathbf{in} f_1 \mid \dots \mid f_n) \\
 & \implies \text{ww-NPRF}(\mathbf{let}(\pi_t, \iota) \mathbf{in} f_1 \mid \dots \mid f_n)
 \end{aligned}$$

PROOF. From the premises, we have the following.

$$\text{ww-NPRF}(\mathbf{let}(\pi_s, \iota) \mathbf{in} f_1 \mid \dots \mid f_n) \quad (1)$$

$$I, \iota \models \pi_t \preceq \pi_s \quad (2)$$

$$\text{Safe}(\mathbf{let}(\pi_s, \iota) \mathbf{in} f_1 \mid \dots \mid f_n) \quad (3)$$

We need to prove the following.

$$\text{ww-NPRF}(\mathbf{let}(\pi_t, \iota) \mathbf{in} f_1 \mid \dots \mid f_n) \quad (g)$$

We unfold ww-race freedom defined under the non-preemptive semantics and have the following.

$$\mathbf{let}(\pi_t, \iota) \mathbf{in} f_1 \mid \dots \mid f_n \implies \text{ww-Race} \quad (4)$$

And we need to prove the following.

$$\mathbf{let}(\pi_s, \iota) \mathbf{in} f_1 \mid \dots \mid f_n \implies \text{ww-Race} \quad (g1)$$

We unfold (4) and have that there exist  $\mathcal{T}\mathcal{P}_t$ ,  $t$  and  $\hat{W}_t$  such that:

$$\mathbf{let}(\pi_t, \iota) \mathbf{in} f_1 \mid \dots \mid f_n \xRightarrow{\text{load}} (\mathcal{T}\mathcal{P}_t, t, \mathcal{S}_\perp, M_0, \circ)^t \quad (4.1)$$

$$(\mathcal{T}\mathcal{P}_t, t, \mathcal{S}_\perp, M_0, \circ)^t \implies^* \hat{W}_t \quad (4.2)$$

$$\hat{W}_t \implies \text{ww-NPRF} \quad (4.3)$$

We unfold (2) and have the following.

$$I(\varphi_0, \iota, (\mathcal{S}_\perp, M_0, \mathcal{S}_\perp, M_0)) \wedge \text{wf}(I) \quad (2.1)$$

$$\begin{aligned}
 & \forall \sigma_t. \text{Init}(\pi_t, f) = \sigma_t \\
 & \implies \exists \sigma_s. (\text{Init}(\pi_s, f) = \sigma_s \wedge I, \iota \models ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0) \preceq_{\varphi}^{\circ, \emptyset} ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0))
 \end{aligned} \quad (2.2)$$

From (2.1), (2.2) and (4.1), we have that there exists  $\mathcal{T}\mathcal{P}_s$  such that:

$$\mathbf{let}(\pi_s, \iota) \mathbf{in} f_1 \mid \dots \mid f_n \xRightarrow{\text{load}} (\mathcal{T}\mathcal{P}_s, t, \mathcal{S}_\perp, M_0, \circ)^t \quad (5)$$

We unfold (g1). From (5), we need to prove that there exists  $\hat{W}_s$  such that.

$$(\mathcal{T}\mathcal{P}_s, t, \mathcal{S}_\perp, M_0, \circ)^t \implies^* \hat{W}_s \quad (g2.1)$$

$$\hat{W}_s \implies \text{ww-Race} \quad (g2.2)$$

We finish the proof from Lemma 9.2.  $\square$

LEMMA 9.2 (WW-RF PRESERVING - AUX).

$$\begin{aligned}
& \forall \mathcal{TP}_t, i, \mathcal{S}_t, M_t, \hat{W}_t, \mathcal{TP}_s, \mathcal{S}_s, M_s, n, m, \varphi. \\
& (\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \circ)^t \Longrightarrow^n \hat{W}_t \wedge \hat{W}_t \Longrightarrow \text{ww-Race} \wedge \\
& (\forall j \in \{1, \dots, m\}. \text{consistent}_{\text{NP}}(\mathcal{TP}_t(j), M_t, \circ, \iota)) \wedge \\
& (\forall j \in \{1, \dots, m\}. I, \iota \models (\mathcal{TP}_t(j), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\circ, \emptyset} (\mathcal{TP}_s(j), \mathcal{S}_s, M_s)) \wedge \\
& I(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \wedge \text{wf}(I) \wedge \\
& \neg(\exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \circ)^t \Longrightarrow^* \hat{W}_s \wedge \hat{W}_s \Longrightarrow_{\text{ax}} \text{abort}) \\
& \Longrightarrow \exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \circ)^t \Longrightarrow^* \hat{W}_s \wedge \hat{W}_s \Longrightarrow \text{ww-Race}
\end{aligned}$$

PROOF. From the premises, we have the following.

$$(\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \circ)^t \Longrightarrow^n \hat{W}_t \quad (1)$$

$$\hat{W}_t \Longrightarrow \text{ww-Race} \quad (2)$$

$$(\forall j \in \{1, \dots, m\}. \text{consistent}_{\text{NP}}(\mathcal{TP}_t(j), M_t, \circ, \iota)) \quad (3)$$

$$(\forall j \in \{1, \dots, m\}. I, \iota \models (\mathcal{TP}_t(j), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\circ, \emptyset} (\mathcal{TP}_s(j), \mathcal{S}_s, M_s)) \quad (4)$$

$$I(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \wedge \text{wf}(I) \quad (5)$$

$$\neg(\exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \circ)^t \Longrightarrow^* \hat{W}_s \wedge \hat{W}_s \Longrightarrow_{\text{ax}} \text{abort}) \quad (6)$$

We have the following.

$$\begin{aligned}
& ((\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race}) \vee \\
& \neg((\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race})
\end{aligned} \quad (7)$$

We destruct (7) and discuss each case respectively.

- We first consider that the current target thread will generate data race.

$$(\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race} \quad (7.1)$$

By applying Lemma. 9.3 on (7.1), (4) and (5), we have the following.

$$(\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race} \quad (8)$$

We finish the proof by applying Lemma. 8.8 on (7).

- Then, we consider that the current target thread will not generate data race.

$$\neg((\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race}) \quad (7.2)$$

We finish the prove by applying Lemma. 9.7 on (1), (2), (7.2), (3), (4) and (5).

□

LEMMA 9.3 (WW-RF PRESERVING - AUX CURRENT RACE).

$$\begin{aligned}
& \forall \mathcal{TP}_t, t, \mathcal{S}_t, M_t, \mathcal{TP}_s, \mathcal{S}_s, M_s, \iota, \varphi. \\
& (\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race} \wedge \\
& I, \iota \models (\mathcal{TP}_t(t), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\circ, \emptyset} (\mathcal{TP}_s(t), \mathcal{S}_s, M_s) \wedge \\
& I(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \wedge \text{wf}(I) \wedge \\
& \neg((\mathcal{TP}_s(t), \mathcal{S}_s, M_s) \longrightarrow^* \text{abort}) \\
& \Longrightarrow (\mathcal{TP}_s, t, \mathcal{S}_s, M_s, \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race}
\end{aligned}$$



PROOF. From the premises, we have the following.

$$(\mathcal{TP}_t, t, \mathcal{S}_t, M_t, \circ)^t \vdash_{\text{ax}} \text{ww-Race} \quad (1)$$

$$I, \iota \models (\mathcal{TP}_t(t), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\circ, \emptyset} (\mathcal{TP}_s(t), \mathcal{S}_s, M_s) \quad (2)$$

$$I(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \wedge \text{wf}(I) \quad (3)$$

$$\neg((\mathcal{TP}_s(t), \mathcal{S}_s, M_s) \longrightarrow^* \text{abort}) \quad (4)$$

We unfold (1) and have the following.

$$\iota \vdash (\mathcal{TP}_t(t), \mathcal{S}_t, M_t) \longrightarrow^* (TS'_t, \mathcal{S}'_t, M'_t) \quad (1.1)$$

$$TS'_t, \sigma \xrightarrow{\text{W(na, x, -)}} \_ \quad (1.2)$$

$$\langle x : \_ @(\_, t], \_ \rangle \in (M'_t \setminus TS'_t.P) \quad (1.3)$$

$$TS'_t.\mathcal{V}.\text{cur}.T_{\text{rlx}}(x) < t \quad (1.4)$$

$$\iota \vdash (TS'_t, \mathcal{S}'_t, M'_t) \xrightarrow{\text{pf}}^* ((\_, \_, \emptyset), \_, \_) \quad (1.5)$$

From (1.1), we have that there exist  $\beta'$  such that:

$$\iota \vdash (\mathcal{TP}_t(t), \mathcal{S}_t, M_t, \circ) \mapsto^* (TS'_t, \mathcal{S}'_t, M'_t, \beta') \quad (5)$$

According to the thread-local simulation, we have that there exist  $TS'_s, \mathcal{S}'_s, M'_s, \varphi'$  and  $\beta'_s$  such that:

$$\iota \vdash (\mathcal{TP}_s(t), \mathcal{S}_s, M_s, \circ) \mapsto^* (TS'_s, \mathcal{S}'_s, M'_s, \beta'_s) \quad (6)$$

$$I, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\beta', \mathcal{D}'} (TS'_s, \mathcal{S}'_s, M'_s) \quad (7)$$

$$\varphi \subseteq \varphi' \quad (8)$$

By applying Lemma 9.4 in (1.1) and (1.3) and (1.4), we have the following.

$$\langle x : \_ @(\_, t], \_ \rangle \in (M_t \setminus TS_t.P) \quad (9)$$

From (3), we get that there exist an injection relation between the target memory and source memory. Thus, we have that there exists  $t'$  such that:

$$\varphi(x, t) = t' \quad (10)$$

$$\langle x : \_ @(\_, t'], \_ \rangle \in (M_s \setminus TS_s.P) \quad (11)$$

We apply Lemma 9.5 on (11) and (5). And we have the following.

$$\langle x : \_ @(\_, t'], \_ \rangle \in (M'_s \setminus TS'_s.P) \quad (12)$$

From (7), (8), (10) and (1.4), we have the following.

$$TS'_s.\mathcal{V}.\text{cur}.T_{\text{rlx}}(x) < t' \quad (13)$$

By applying Lemma 9.6 on (1.2), (1.5), (7), (12), (13) and (4), we construct a write-write race under the source execution.  $\square$

LEMMA 9.4 (RACE MESSAGE IN STARTING MEMORY).

$$\begin{aligned} & \forall TS, \mathcal{S}, M, TS', \mathcal{S}', M', \iota, n. \\ & \iota \vdash (TS, \mathcal{S}, M) \longrightarrow^n (TS', \mathcal{S}', M') \wedge \\ & \langle x : \_ @(\_, t], \_ \rangle \in (M' \setminus TS'.P) \wedge TS'.\mathcal{V}.\text{cur}.T_{\text{rlx}}(x) < t \\ \implies & \langle x : \_ @(\_, t], \_ \rangle \in (M \setminus TS.P) \end{aligned}$$

LEMMA 9.5 (NON-PROMISE MESSAGE PRESERVING).

$$\begin{aligned}
& \forall TS, \mathcal{S}, M, TS', \mathcal{S}', M', x, t, n, \iota. \\
& \quad \langle x : \_@(\_, t], \_ \rangle \in (M \setminus TS.P) \wedge \\
& \quad \iota \vdash (TS, \mathcal{S}, M) \longrightarrow^n (TS', \mathcal{S}', M') \\
& \implies \langle x : \_@(\_, t], \_ \rangle \in (M' \setminus TS'.P)
\end{aligned}$$

LEMMA 9.6 (SOURCE WRITE-WRITE RACE CONSTRUCTION).

$$\begin{aligned}
& \forall TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \iota, x, t', \beta, \mathcal{D}, \varphi, n. \\
& TS_t.\sigma \xrightarrow{W(na, x, \_)} \_ \wedge \\
& \iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{pf}^n ((\_, \_, \emptyset), \_, \_) \wedge \\
& I, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (TS_s, \mathcal{S}_s, M_s) \wedge \\
& \langle x : \_@(\_, t'], \_ \rangle \in (M_s \setminus TS_s.P) \wedge TS_s.\mathcal{V}.cur.T_{rlx}(x) < t' \wedge \\
& \neg(\iota \vdash (TS_s, \mathcal{S}_s, M_s) \longrightarrow^* \mathbf{abort}) \\
& \implies \exists TS_{s0}, \mathcal{S}_{s0}, M_{s0}. \\
& \quad \iota \vdash (TS_s, \mathcal{S}_s, M_s) \longrightarrow^* (TS_{s0}, \mathcal{S}_{s0}, M_{s0}) \wedge \\
& \quad \langle x : \_@(\_, t'], \_ \rangle \in (M'_{s0} \setminus TS_{s0}.P) \wedge TS_{s0}.\mathcal{V}.cur.T_{rlx}(x) < t' \wedge \\
& \quad \iota \vdash (TS_{s0}, \mathcal{S}_{s0}, M_{s0}) \longrightarrow^* ((\_, \_, \emptyset), \_, \_)
\end{aligned}$$

LEMMA 9.7 (WW-RF PRESERVING - AUX CURRENT NOT RACE).

$$\begin{aligned}
& \forall \mathcal{TP}_t, i, \mathcal{S}_t, M_t, \hat{W}_t, \mathcal{TP}_s, \mathcal{S}_s, M_s, \beta, \beta_s, \mathcal{D}, n, m. \\
& (\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \implies^n \hat{W}_t \wedge \hat{W}_t \implies \mathbf{ww-Race} \wedge \\
& \neg((\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \implies_{\mathbf{ax}} \mathbf{ww-Race}) \wedge \\
& (\forall j \in \{1, \dots, m\}. \text{consistent}_{\mathbf{NP}}(\mathcal{TP}_t(j), M_t, \circ, \iota)) \wedge \\
& (\forall j \in \{1, \dots, m\} \setminus \{i\}. I, \iota \models (\mathcal{TP}_t(j), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\circ, \emptyset} (\mathcal{TP}_s(j), \mathcal{S}_s, M_s)) \wedge \\
& I, \iota \models (\mathcal{TP}_t(i), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (\mathcal{TP}_s(i), \mathcal{S}_s, M_s)) \wedge \\
& (\beta = \circ \implies \beta_s = \circ) \wedge \mathbf{wf}(I) \wedge \\
& \neg(\exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \beta_s)^t \implies^* \hat{W}_s \wedge \hat{W}_s \implies_{\mathbf{ax}} \mathbf{abort}) \\
& \implies \exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \beta_s)^t \implies^* \hat{W}_s \wedge \hat{W}_s \implies \mathbf{ww-Race}
\end{aligned}$$

PROOF. Prove by induction on  $n$ .

0: From the premises, we have the following.

$$(\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \implies \mathbf{ww-Race} \quad (1)$$

$$\neg((\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \implies_{\mathbf{ax}} \mathbf{ww-Race}) \quad (2)$$

$$\text{consistent}_{\mathbf{NP}}(\mathcal{TP}_t(i), M_t, \circ, \iota) \quad (3)$$

From (1) and (3), we have the following.

$$(\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \implies_{\mathbf{ax}} \mathbf{ww-Race} \quad (4)$$

Thus, we construct a contradiction.

$n+1$ : From the premises, we have the following.

$$(\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \Longrightarrow^{n+1} \hat{W}_t \quad (5)$$

$$\hat{W}_t \Longrightarrow \text{ww-Race} \quad (6)$$

$$\neg((\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \Longrightarrow_{\text{ax}} \text{ww-Race}) \quad (7)$$

$$(\forall j \in \{1, \dots, m\}. \text{consistent}_{\text{NP}}(\mathcal{TP}_t(j), M_t, \circ, \iota)) \quad (8)$$

$$(\forall j \in \{1, \dots, m\} \setminus \{i\}. I, \iota \models (\mathcal{TP}_t(j), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\circ, \emptyset} (\mathcal{TP}_s(j), \mathcal{S}_s, M_s)) \quad (9)$$

$$I, \iota \models (\mathcal{TP}_t(i), \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \mathcal{D}} (\mathcal{TP}_s(i), \mathcal{S}_s, M_s) \quad (10)$$

$$(\beta = \circ \implies \beta_s = \circ) \wedge \text{wf}(I) \quad (11)$$

$$\neg(\exists \hat{W}_s. (\mathcal{TP}_s, i, \mathcal{S}_s, M_s, \beta)^t \Longrightarrow^* \hat{W}_s \wedge \hat{W}_s \Longrightarrow_{\text{ax}} \text{abort}) \quad (12)$$

We unfold (5) and have that there exists  $\hat{W}_t'$  such that:

$$(\mathcal{TP}_t, i, \mathcal{S}_t, M_t, \beta)^t \Longrightarrow \hat{W}_t' \quad (5.1)$$

$$\hat{W}_t' \Longrightarrow^n \hat{W}_t \quad (5.2)$$

We unfold (5.1) and discuss each case respectively. We let  $\hat{W}_t' = (\mathcal{TP}_t', i', \mathcal{S}_t', M_t', \beta')^t$ .

- The current target thread does not take an output step. We have that there exists  $TS_t'$  such that:

$$\iota \vdash (\mathcal{TP}_t(i), \mathcal{S}_t, M_t, \beta) \longmapsto^+ (TS_t', \mathcal{S}_t', M_t', \beta') \quad (6.1.1)$$

$$\text{consistent}_{\text{NP}}(TS_t', M_t', \beta', \iota) \quad (6.1.2)$$

$$\mathcal{TP}_t' = \mathcal{TP}_t \{i \rightsquigarrow TS_t'\} \quad (6.1.3)$$

We apply Lemma. 8.11 on (6.1.1) and (10) and have that there exist  $TS_s', \mathcal{S}_s', M_s', \mathcal{D}', \varphi'$  and  $\beta_s'$  such that:

$$\iota \vdash (\mathcal{TP}_s(i), \mathcal{S}_s, M_s, \beta_s) \longmapsto^* (TS_s', \mathcal{S}_s', M_s', \beta_s') \quad (7.1.1)$$

$$I, \iota \models (\mathcal{TP}_t(i), \mathcal{S}_t', M_t') \preceq_{\varphi'}^{\beta_s', \mathcal{D}'} (\mathcal{TP}_s(i), \mathcal{S}_s', M_s') \quad (7.1.2)$$

$$\mathcal{TP}_s' = \mathcal{TP}_s \{i \rightsquigarrow TS_s'\} \quad (7.1.3)$$

$$(\beta_s' = \circ \implies \beta_s = \circ) \wedge \text{wf}(I) \quad (7.1.4)$$

By applying Lemma. 8.13 on (6.1.2), (7.1.2), (12) and (7), we have the following.

$$\text{consistent}_{\text{NP}}(TS_s', M_s', \beta_s', \iota) \quad (13)$$

From (7.1.1) and (13), we construct a source program transition. We can finish the proof of such case from inductive hypothesis.

- The proof of the case that the current target thread takes an output step is similar with the previous one.
- We consider that the target program takes a switch step. We have  $\beta' = \circ$  and we discuss whether the new target thread will generate write-write race.

$$((\mathcal{TP}_t', i', \mathcal{S}_t', M_t', \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race}) \vee \neg((\mathcal{TP}_t', i', \mathcal{S}_t', M_t', \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race}) \quad (14)$$

We destruct (14) and discuss each case respectively.

- We first consider that the new target thread will generate write-write race.

$$(\mathcal{TP}_t', i', \mathcal{S}_t', M_t', \circ)^t \Longrightarrow_{\text{ax}} \text{ww-Race} \quad (13.1)$$

We finish the proof from Lemma. 9.3.

- Then, we consider that the new target thread will not generate write-write race.

$$\neg((\mathcal{TP}'_t, i', \mathcal{S}'_t, M'_t, \circ)' : \Longrightarrow_{ax} \text{ww-Race}) \quad (14.2)$$

We finish the proof from inductive hypothesis. □

In the proof of write-write race freedom preserving, we require that the thread-local transition is *deterministic*.

*Definition 9.8 (deterministic thread local transistion).*


$$\begin{aligned} & \forall \sigma, \sigma_1, te_1, \sigma_2, te_2. \\ & (\sigma \xrightarrow{te_1} \sigma_1 \wedge \sigma \xrightarrow{te_2} \sigma_2) \\ & \implies (te_1 = te_2 \wedge \sigma_1 = \sigma_2) \vee (\exists x, o. te_1, te_2 \in \{R(o, x, \_)\}) \vee \\ & \quad (te_1 = U(\_, \_, \_, \_) \vee te_2 = U(\_, \_, \_, \_)) \end{aligned}$$

$$\begin{aligned}
(AI) \quad L &\triangleq \dots \\
(AIB) \quad LB &\triangleq \epsilon \mid L :: LB \\
(AIF) \quad \mathbb{L} &\triangleq \{l_1 \rightsquigarrow LB_1, \dots, l_n \rightsquigarrow LB_n\} \\
(AResP) \quad A &\triangleq \{f_1 \rightsquigarrow \mathbb{L}_1, \dots, f_n \rightsquigarrow \mathbb{L}_n\}
\end{aligned}$$

Fig. 28. Definition of analysis result

## 10 DEFINITION OF OPTIMIZERS

In this work, we focus on the correctness proof of optimizers. Many optimizers are implemented based on the program analysis, such as: the *constant propagation*, the *dead code elimination* and the *common subexpression elimination*. The optimizer may have the following form.



The optimizer is composed of the analyzer and the translator. The analyzer analyzes the source code  $\pi_s$  and gets the result of the code analysis  $A$ . Then, the translator optimizes the source code  $\pi_s$  according to  $A$ . In this section, we will define the form of the program analysis result in Subsec. 10.1. In Subsec. 10.2, we will give the definition of the value analysis. We will define the constant propagation optimization based on the value analysis.

### 10.1 The result of program analysis

In this subsection, we focus on defining the result of the program analysis. We show the definition of the analysis result in Fig. 28. Here, we use  $L$  to represent the abstract interpretation at each program point,  $LB$  that is a sequence of  $L$  to represent the abstract interpretation of each basic and  $\mathbb{L}$  to represent the abstract interpretation of a code heap, which is a partial mapping from the label to the corresponding  $LB$ . The analysis result of the whole program is shown as  $A$ , which is a collection of the result of code analysis of each code heap. We show more details about their meaning using the following figure.

$l$ :	<div style="border: 1px solid black; padding: 5px; display: inline-block;"> <math>L_1</math>  <math>r := 3;</math>  <math>L_2</math>  <math>x := r + 1;</math>  <math>L_3</math>  <math>\text{jmp } l_1</math>  <math>L_4</math> </div>	$L_1 = \emptyset$ $L_2 = \{r \rightsquigarrow 3\}$ $L_3 = \{r \rightsquigarrow 3, x \rightsquigarrow 4\}$ $L_4 = \{r \rightsquigarrow 3, x \rightsquigarrow 4\}$ $LB = L_1 :: L_2 :: L_3 :: L_4 :: \epsilon$
-------	---	--

The above figure shows the result of the abstract interpretation of a basic code block in the value analysis. We give some auxiliary definitions on  $LB$  in Fig. 29.

$$\begin{aligned}
\text{IN}[LB] &\triangleq \begin{cases} L & \text{if } LB = L :: LB' \\ \text{undef} & \text{otherwise} \end{cases} & \text{OUT}[LB] &\triangleq \begin{cases} L & \text{if } LB = LB' \cdot L \\ \text{undef} & \text{otherwise} \end{cases} \\
\text{succ}(B) &\triangleq \begin{cases} \{l\} & \text{if } B = B' \cdot (\text{jmp } l) \text{ or } B = B' \cdot (\text{call } f, l_{\text{ret}}) \\ \{l_1, l_2\} & \text{if } B = B' \cdot (\text{be } e, l_1, l_2) \\ \emptyset & \text{otherwise} \end{cases} \\
\text{pred}(C, l) &\triangleq \{l_p \mid l \in \text{succ}(C(l_p))\} \\
B[i \dots] &\triangleq B_2 \quad \text{where } B = (B_1 \cdot B_2) \text{ and } |B_1| = i \\
LB[i \dots] &\triangleq LB_2 \quad \text{where } LB = (LB_1 \cdot LB_2) \text{ and } |LB_1| = i \\
LB(i) &\triangleq L \quad \text{where } LB = (LB_1 \cdot L \cdot LB_2) \text{ and } |LB_1| = i
\end{aligned}$$

Fig. 29. Auxiliary definitions on the abstract interpretation of code block

## 10.2 Value analysis

The set  $L_v$  records the abstract interpretation of the values of variables and registers in the current state.

$$L_v \in \mathcal{P}((\text{Var} \cup \text{Reg}) \rightarrow \text{Val}) \cup \{\top\}$$

The Implementation of the value analysis is shown below ( $n$  is a very large constant).

$$\begin{aligned}
\text{Val\_Analyzer}(C, l_0) &\triangleq \text{Val\_Analyzer}'(C, \mathbb{L}_0, \text{dom}(C), n) \\
\text{where } \mathbb{L}_0 &= \{l \rightsquigarrow (\top :: \epsilon) \mid l \in \text{dom}(C)\} \{l_0 \rightsquigarrow (\emptyset :: \epsilon)\} \\
\text{Val\_Analyzer}'(C, \mathbb{L}, W, n) &\triangleq \begin{cases} \text{Val\_Analyzer}'(C, \mathbb{L}\{l \rightsquigarrow L_v\}, W', n-1) & \text{if } l \in W, L_v = \bigcap_{l_p \in \text{pred}(C, l)} \text{OUT}[\mathbb{L}(l_p)], \\ & L'_v = \text{TF}_v(L_v, C(l)), \\ & (L'_v \neq \text{OUT}[\mathbb{L}(l)] \implies W' = ((W \setminus \{l\}) \cup \text{succ}(l))), \\ & (L'_v = \text{OUT}[\mathbb{L}(l)] \implies W' = (W \setminus \{l\})), \\ \mathbb{L} & \text{if } W = \emptyset \\ \text{undef} & \text{otherwise} \end{cases}
\end{aligned}$$

The value analysis on the whole program is defined as the following form. In this work, we only consider the intraprocedural analysis.

$$\text{PVal\_Analyzer}(\pi) \triangleq \{f \rightsquigarrow \text{Val\_Analyzer}(C) \mid \pi(f) = (C, l)\}$$

The transfer function  $\text{TF}_v$  for basic code blocks in the value analysis is defined below.

$$\text{TF}_v(L_v, B) \triangleq \begin{cases} \top :: \epsilon & \text{if } L_v = \top \\ L_v :: \text{TF}_v(L'_v, B') & \text{elif } B = c :: B' \wedge L'_v = f_v(c, L_v) \\ L_v :: f_v(B, L_v) :: \epsilon & \text{elif } B \in \{\text{return}, \text{call}(f, l_{\text{ret}}), \text{jmp } l, \text{be } e, l_1, l_2\} \\ \text{undef} & \text{otherwise} \end{cases}$$

$$\llbracket e \rrbracket_{L_v} \triangleq \begin{cases} L(r) & \text{if } e = r \\ v & \text{if } e = v \\ v_1 + v_2 & \text{if } e = e_1 + e_2 \wedge \llbracket e_1 \rrbracket_{L_v} = v_1 \wedge \llbracket e_2 \rrbracket_{L_v} = v_2 \\ v_1 - v_2 & \text{if } e = e_1 - e_2 \wedge \llbracket e_1 \rrbracket_{L_v} = v_1 \wedge \llbracket e_2 \rrbracket_{L_v} = v_2 \\ v_1 * v_2 & \text{if } e = e_1 * e_2 \wedge \llbracket e_1 \rrbracket_{L_v} = v_1 \wedge \llbracket e_2 \rrbracket_{L_v} = v_2 \\ \text{undef} & \text{otherwise} \end{cases}$$

Fig. 30. Auxiliary definitions in value analysis

We show the transfer function for each instruction in the following. Some auxiliary definitions used in defining the transfer function for each instruction are shown in Fig. 30.

- Assignment operation

$$f_v(r := e, L_v) \triangleq \begin{cases} L_v\{r \rightsquigarrow v\} & \text{if } \llbracket e \rrbracket_{L_v} = v \\ L_v \setminus \{r\} & \text{otherwise} \end{cases}$$

- Memory store operation

$$f_v(x_{o_w} := e, L_v) \triangleq \begin{cases} L_v\{x \rightsquigarrow v\} & \text{if } o_w = \text{na and } \llbracket e_2 \rrbracket_{L_v} = v \\ L_v \setminus \{x\} & \text{otherwise} \end{cases}$$

We focus on the case that the store operation is an atomic write (where  $o_w \in \{\text{rlx}, \text{rel}\}$ ). Here, we do not simply view the atomic write as an external function call, which may modify memory arbitrarily. Consider the following example.

$\{x \rightsquigarrow 3\}$   
 $y_{\text{rel}} := 3$   
 $\{x \rightsquigarrow 3\}$

Before the execution of the instruction " $y_{\text{rel}} := 3$ ", the abstract interpretation of the program state " $\{x \rightsquigarrow 3\}$ " means that the last message on  $x$  that current thread can read has value 3. We can find that, after the execution of the instruction " $y_{\text{rel}} := 3$ ", the current thread can still read the value 3 from the variable  $x$ . Thus, we still have " $\{x \rightsquigarrow 3\}$ ". Since we do not optimize the atomic memory access, we assign  $\top$ , which represents any value, to the variable  $y$ . We can do constant propagation across the atomic memory access as shown below.

$$\begin{array}{ccc}
\{\} & & \\
x_{\text{na}} := 2; & & x_{\text{na}} := 2; \\
\{x \rightsquigarrow 2\} & \xrightarrow{\text{ConstProp}} & y_{\text{rel}} := 1; \\
y_{\text{rel}} := 1; & & r := 2; \\
\{x \rightsquigarrow 2\} & & \\
r := x_{\text{na}} & & 
\end{array}$$

The soundness of the above optimization can also be shown by "roach-motal reordering". The soundness transformation to achieve the above optimization by "roach-motal reordering" is shown below.

$$\begin{array}{cccc}
 x_{na} := 2; & x_{na} := 2; & x_{na} := 2; & x_{na} := 2; \\
 y_{rel} := 1; & \rightsquigarrow & r := x_{na}; & \rightsquigarrow & r := 2; & \rightsquigarrow & y_{rel} := 1; \\
 r := x_{na}; & & y_{rel} := 1; & & y_{rel} := 1; & & r := 2;
 \end{array}$$

- Memory load operation

$$\begin{aligned}
 f_v(r := x_{na}, L_v) &\triangleq \begin{cases} L_v\{r \rightsquigarrow v\} & \text{if } L_v(x) = v \\ L_v \setminus \{r\} & \text{otherwise} \end{cases} \\
 f_v(r := x_{rlx}, L_v) &\triangleq L_v \setminus \{r\} \\
 f_v(r := x_{acq}, L_v) &\triangleq \{r' \rightsquigarrow v \mid L_{nl}(r') = v \wedge r' \neq r\}
 \end{aligned}$$

Code optimizations across relaxed atomic read is sound, since the execution of the relaxed atomic read does not achieve synchronization between threads. Thus, the value of a location, which can be read before the execution of the relaxed atomic read, can still be read after the execution of the relaxed atomic read.

$$\begin{array}{ccc}
 \{\} & & \\
 x_{na} := 2; & \xrightarrow{\text{ConstProp}} & x_{na} := 2; \\
 \{x \rightsquigarrow 2\} & & r_1 := y_{rlx}; \\
 r_1 := y_{rlx}; & & r_2 := 2; \\
 \{x \rightsquigarrow 2\} & & \\
 r_2 := x_{na}; & & 
 \end{array}$$

The above optimization can be achieved according to the soundness code transformation as shown below.

$$\begin{array}{cccc}
 x_{na} := 2; & x_{na} := 2; & x_{na} := 2; & x_{na} := 2; \\
 r_1 := y_{rlx}; & \rightsquigarrow & r_2 := x_{na}; & \rightsquigarrow & r_2 := 2; & \rightsquigarrow & r_1 := y_{rlx}; \\
 r_2 := x_{na}; & & r_1 := y_{rlx}; & & r_2 := 2;
 \end{array}$$

Doing constant propagation across acquire atomic read is not sound, since the execution of the acquire atomic read may implement synchronization between two threads.

- Compare and set operation

$$\begin{aligned}
 f_v(r := \text{CAS}_{rlx, o_w}(x, e_r, e_w), L_v) &\triangleq L_v \setminus \{r, x\} \\
 f_v(r := \text{CAS}_{acq, o_w}(x, e_r, e_w), L_v) &\triangleq L_v \setminus (Var \cup \{r\})
 \end{aligned}$$

The transfer function for the CAS operation can be viewed as a composition of the transfer functions for the memory load operation and the memory store operation. If memory order for memory load in CAS is relaxed, the transfer function for CAS is defined as a composition of the relaxed atomic read and the atomic write. If the memory order for memory load in CAS is acquired, the transfer function for CAS is defined as a composition of the acquire atomic read and the atomic write. The following constant propagation optimization is correct.



$$\begin{array}{c}
\{\} \\
x_{na} := 2; \\
\{x \rightsquigarrow 2\} \\
r_1 := \text{CAS}_{rlx,rel}(y, 0, 1); \\
\{x \rightsquigarrow 2\} \\
r_2 := x_{na};
\end{array}
\begin{array}{c}
\xRightarrow{\text{ConstProp}} \\
\end{array}
\begin{array}{c}
x_{na} := 2; \\
r_1 := \text{CAS}_{rlx,rel}(y, 0, 1); \\
r_2 := 2;
\end{array}$$

- Release and acquire fence operations

$$\begin{aligned}
f_v(\text{fence-rel}, L_v) &\triangleq L_v \\
f_v(\text{fence-acq}, L_v) &\triangleq L_v \setminus \text{Var}
\end{aligned}$$

The transfer function for the release fence operation is similar with the transfer function for release atomic write. And the transfer function for the acquire fence operation is similar with the transfer function for acquire atomic read.

$$\begin{array}{c}
\{\} \\
x_{na} := 1; \\
\{x \rightsquigarrow 1\} \\
\text{fence-rel}; \\
\{x \rightsquigarrow 1\} \\
r := x_{na};
\end{array}
\begin{array}{c}
\xRightarrow{\text{ConstProp}} \\
\end{array}
\begin{array}{c}
x_{na} := 1; \\
\text{fence-rel}; \\
r := 1;
\end{array}$$

The correctness of the above optimization can be achieved by applying soundness code transformation as shown below.

$$\begin{array}{cccc}
x_{na} := 1; & x_{na} := 1; & x_{na} := 1; & x_{na} := 1; \\
\text{fence-rel}; & \rightsquigarrow & r := x_{na}; & \rightsquigarrow & r := 1; & \rightsquigarrow & \text{fence-rel}; \\
r := x_{na}; & & \text{fence-rel}; & & \text{fence-rel}; & & r := 1;
\end{array}$$

Doing constant propagation across fence-acq is not sound, since the execution of the acquire fence operation will update the view to each location of the current thread.

- Unconditional and conditional branch

$$\begin{aligned}
f_v(\text{jmp } l, L_v) &\triangleq L_v \\
f_v(\text{be } e, l_1, l_2, L_v) &\triangleq L_v
\end{aligned}$$

- Function call, return, system call and SC fence

$$\begin{aligned}
f_v(\text{call}(l, l_{ret}), L_v) &\triangleq L_v \setminus \text{Addr} \\
f_v(\text{print}(e), L_v) &\triangleq L_v \setminus \text{Addr} \\
f_v(\text{fence-sc}, L_v) &\triangleq L_v \setminus \text{Addr}
\end{aligned}$$

Since we consider intra-procedural analysis in this work, the callee may modify memory state arbitrarily. The definition of the system call is the same as fence-sc, thus their transfer functions are same.

$$f_v(\text{return}, L_v) \triangleq \emptyset$$

$$\text{fv}(e) \triangleq \begin{cases} \{r\} & \text{if } e = r \\ \emptyset & \text{if } e = v \\ \text{fv}(e_1) \cup \text{fv}(e_2) & \text{if } (e = e_1 + e_2) \vee (e = e_1 - e_2) \vee (e = e_1 * e_2) \end{cases}$$

Fig. 31. Auxiliary definitions in liveness analysis

### 10.3 Liveness analysis

The set  $L_{nl}$  records the set of registers and memory locations that will not be read before the next assignment.

$$L_{nl} \in \mathcal{P}(\text{Var} \cup \text{Reg})$$

The Implementation of the liveness analysis is shown below. It relies on the result of the value analysis.

$$\begin{aligned} \text{Lv\_Analyzer}(C) &\triangleq \text{Lv\_Analyzer}'(C, \mathbb{L}_0, \text{dom}(C), n) \\ \text{where } \mathbb{L}_0 &= \{l \rightsquigarrow ((\text{Var} \cup \text{Addr}) :: \epsilon) \mid l \in \text{dom}(C)\} \{l' \rightsquigarrow (\emptyset :: \epsilon) \mid C(l') = \_ ; \text{return}\} \end{aligned}$$

$$\text{Lv\_Analyzer}'(C, \mathbb{L}, W, n) \triangleq \begin{cases} \text{Lv\_Analyzer}'(C, \mathbb{L}\{l \rightsquigarrow L_{nl}\}, W', n-1) & \text{if } l \in W, L_{nl} = \bigcap_{l_s \in \text{succ}(C(l))} \text{IN}[\mathbb{L}_l(l_s)], \\ & L'_{nl} = \text{TF}_l(L_{nl}, C(l)), \\ & (L'_{nl} \neq \text{IN}[\mathbb{L}(l)] \implies (W' = (W \setminus \{l\}) \cup \text{pred}(l))), \\ & (L'_{nl} = \text{IN}[\mathbb{L}(l)] \implies W' = (W \setminus \{l\})) \\ \mathbb{L} & \text{if } W = \emptyset \\ \text{undef} & \text{otherwise} \end{cases}$$

The liveness analysis on the whole program is defined as the following form. In this work, we only consider the intraprocedural analysis.

$$\text{PLv\_Analyzer}(\pi) \triangleq \{f \rightsquigarrow \text{Lv\_Analyzer}(C) \mid \pi(f) = (C, l)\}$$

The transfer function  $\text{TF}_l$  for basic code blocks in liveness analysis is shown below.

$$\text{TF}_l(L_{nl}, B) \triangleq \begin{cases} f_L(c, L'_{nl}) :: \text{TF}_l(L_{nl}, B') & \text{if } B = c :: B' \wedge \text{TF}_l(L_{nl}, B') = L'_{nl} :: \_ \\ f_L(B, L_l) :: L_{nl} :: \epsilon & \text{otherwise} \end{cases}$$

The merging of two abstract interpretations in the liveness analysis is just the intersection of two the sets.

We show the transfer function for each instruction in the following. Some auxiliary definitions are shown in Fig. 31.

- Assignment operation.

$$f_L(r := e, L_{nl}) \triangleq \begin{cases} L_{nl} & \text{if } r \in L_{nl} \\ (L_{nl} \cup \{r\}) \setminus \text{fv}(e) & \text{otherwise} \end{cases}$$

- Memory load operation.

$$f_L(r := x_{or}, L_{nl}) \triangleq \begin{cases} L_{nl} & \text{if } r \in L_{nl} \\ (L_{nl} \cup \{r\}) \setminus \{x\} & \text{otherwise} \end{cases}$$

The transfer function for non-atomic read is taken from CompCert. Here, if the register  $r$  is dead after the execution of " $r := x_{na}$ ", the abstract interpretation before its execution is still  $L_{nl}$ , since the instruction

" $r := x_{na}$ " is a dead code. The transfer function for atomic read does not have such case, since we do not optimize the atomic memory accesses.

The transfer function for atomic memory accesses show that the dead code elimination in our work supports the following optimization.

$$\begin{array}{l}
 x_{na} := 2; \\
 \{x, r\} \\
 r := y_{acq}; \\
 \{x\} \\
 x_{na} := 3; \\
 \{\}
 \end{array}
 \xRightarrow{DCE}
 \begin{array}{l}
 \text{skip}; \\
 r := y_{acq}; \\
 x_{na} := 3;
 \end{array}$$

For the current thread, the memory write " $x_{na} := 2$ " is not read before the next assignment to the variable  $x$ . Thus, it is a dead code for the current thread. Since there is no write release operations after " $x_{na} := 2$ " before the next assignment to the variable  $x$ , there is no requirement for other threads to read such memory write. The correctness of the above optimization can also be achieve by the soundness code transformations as shown below. The reordering shown below is called "roach-motal reordering".

$$\begin{array}{cccc}
 x_{na} := 2; & r := y_{acq}; & r := y_{acq}; & \text{skip}; \\
 r := y_{acq}; & \rightsquigarrow & x_{na} := 2; & \rightsquigarrow & \text{skip}; & \rightsquigarrow & r := y_{acq}; \\
 x_{na} := 3; & & x_{na} := 3; & & x_{na} := 3; & & x_{na} := 3;
 \end{array}$$

- Memory store operation.

$$\begin{aligned}
 f_L(x_{na} := e, L_{nl}) &\triangleq \begin{cases} L_{nl} & \text{if } x \in L_{nl} \\ (L_{nl} \cup \{x\}) \setminus \text{fv}(e) & \text{otherwise} \end{cases} \\
 f_L(x_{rlx} := e, L_{nl}) &\triangleq L_{nl} \setminus \text{fv}(e) \\
 f_L(x_{rel} := e, L_{nl}) &\triangleq L_{nl} \setminus (\text{Var} \cup \text{fv}(e))
 \end{aligned}$$

We focus on the transfer function for atomic write. Doing dead code elimination across the relaxed atomic write is correct. Consider the following dead code elimination optimization.

$$\begin{array}{l}
 x_{na} := 2; \\
 \{x\} \\
 y_{rlx} := 1; \\
 \{x\} \\
 x_{na} := 4; \\
 \{\}
 \end{array}
 \xRightarrow{DCE}
 \begin{array}{l}
 \text{skip}; \\
 y_{rlx} := 1; \\
 x_{na} := 4;
 \end{array}$$

For the current thread, the memory write " $x_{na} := 2$ " is not read before the next assignment to the variable  $x$ . Thus, the instruction " $x_{na} := 2$ " is a dead code for the current thread. Since the execution of the relaxed atomic write " $y_{rlx} := 1$ " does not release the information of the memory writes of the current thread to other threads, there is no requirement that the other threads must read the memory write " $x_{na} := 2$ ". We can find that " $x_{na} := 2$ " is also a dead code for other threads.

Doing dead code elimination across the release atomic writes is not correct under any context, since the release write operation may send information about memory writes to other threads. Consider the following optimization if we permit doing dead code elimination across release atomic writes.

$$\begin{array}{ccc}
\begin{array}{l}
x_{na} := 2; \\
\{x\} \\
y_{rel} := 1; \\
\{x\} \\
x_{na} := 4; \\
\{\}
\end{array}
\parallel
\begin{array}{l}
r_1 := y_{acq}; \\
\text{if}(r_1 == 1)\{ \\
\quad r_2 := x_{na}; \\
\quad \text{print}(r_2); \\
\}
\end{array}
& \xRightarrow{DCE} &
\begin{array}{l}
\text{skip}; \\
y_{rel} := 1; \\
x_{na} := 4;
\end{array}
\parallel
\begin{array}{l}
r_1 := y_{acq}; \\
\text{if}(r_1 == 1)\{ \\
\quad r_2 := x_{na}; \\
\quad \text{print}(r_2); \\
\}
\end{array}
\end{array}$$

(\* Cannot output 0 \*)
(\* Can output 0 \*)

- Compare and set operation.

$$\begin{aligned}
f_L(r := \text{CAS}_{or,rlx}(x, e_r, e_w), L_{nl}) &\triangleq (L_{nl} \cup \{r\}) \setminus (\text{fv}(e_r) \cup \text{fv}(e_w)) \\
f_L(r := \text{CAS}_{or,rel}(e, e_r, e_w), L_{nl}) &\triangleq (L_{nl} \cup \{r\}) \setminus (\text{Var} \cup \text{fv}(e_r) \cup \text{fv}(e_w))
\end{aligned}$$

The transfer function for the CAS operation can be viewed as a composition of the transfer functions for the memory load operation and the memory store operation. The dead code elimination optimization shown below is correct.

$$\begin{array}{ccc}
\begin{array}{l}
x_{na} := 2; \\
\{x, r\} \\
r := \text{CAS}_{acq,rlx}(y, 0, 1); \\
\{x\} \\
x_{na} := 4; \\
\{\}
\end{array}
& \xRightarrow{DCE} &
\begin{array}{l}
\text{skip}; \\
r := \text{CAS}_{acq,rlx}(y, 0, 1); \\
x_{na} := 4;
\end{array}
\end{array}$$

- Release and acquire fence operations.

$$\begin{aligned}
f_L(\text{fence-rel}, L_{nl}) &\triangleq L_{nl} \setminus \text{Var} \\
f_L(\text{fence-acq}, L_{nl}) &\triangleq L_{nl}
\end{aligned}$$

The transfer function for the release fence operation is similar with the transfer function for release atomic write. And the transfer function for the acquire fence operation is similar with the transfer function for acquire atomic read.

We permit the dead code elimination across the acquire fence as the following shown.

$$\begin{array}{ccc}
\begin{array}{l}
x_{na} := 2; \\
\{x\} \\
\text{fence-acq}; \\
\{x\} \\
x_{na} := 4; \\
\{\}
\end{array}
& \xRightarrow{DCE} &
\begin{array}{l}
\text{skip}; \\
\text{fence-acq}; \\
x_{na} := 4;
\end{array}
\end{array}$$

The correctness of the above optimization can also be shown by applying soundness code transformations as the following shown.

$$\begin{array}{ccccccc}
x_{na} := 2; & & \text{fence-acq}; & & \text{fence-acq}; & & \text{skip}; \\
\text{fence-acq}; & \rightsquigarrow & x_{na} := 2; & \rightsquigarrow & \text{skip}; & \rightsquigarrow & \text{fence-acq}; \\
x_{na} := 4; & & x_{na} := 4; & & x_{na} := 4; & & x_{na} := 4;
\end{array}$$

Doing dead code elimination across the release fence is forbidden, since the execution of the release fence may send the information of memory writes of the current thread to other threads.

$$\begin{array}{ccc}
x_{na} := 2; & & x_{na} := 2; \\
\{\} & \xrightarrow{\quad DCE \quad} & \text{fence-acq}; \\
\text{fence-rel}; & & x_{na} := 4; \\
\{x\} & & \\
x_{na} := 4; & & \\
\{\} & & 
\end{array}$$

- Unconditional and conditional branch

$$f_L(\text{jmp } l, L_{nl}) \triangleq L_{nl}$$

$$f_L(\text{be } e, l_1, l_2, L_{nl}) \triangleq L_{nl} \setminus \text{fv}(e)$$

- Function call, return, system call and SC fence

$$f_L(\text{call}(l, l_{ret}), L_{nl}) \triangleq L_{nl} \setminus \text{Var}$$

$$f_L(\text{print}(e), L_{nl}) \triangleq L_{nl} \setminus (\text{Var} \cup \text{fv}(e))$$

$$f_L(\text{fence-sc}, L_{nl}) \triangleq L_{nl} \setminus \text{Var}$$

Since we consider intraprocedural analysis in this work, the callee may modify memory state arbitrarily. The definition of the system call is the same as fence-sc, thus their transfer functions are same.

$$f_L(\text{return}, L_{nl}) \triangleq \text{Reg}$$

$$\begin{aligned}
\langle e \rangle_{L_a} &\triangleq \begin{cases} v & \text{if } e = v \\ r & \text{if } (r, e) \in L_a \wedge e \neq v \\ e'_1 + e'_2 & \text{if } e = e_1 + e_2 \wedge \langle e_1 \rangle_{L_a} = e'_1 \wedge \langle e_2 \rangle_{L_a} = e'_2 \\ e_1 - e_2 & \text{if } e = e_1 - e_2 \wedge \langle e_1 \rangle_{L_a} = e'_1 \wedge \langle e_2 \rangle_{L_a} = e'_2 \\ e_1 * e_2 & \text{if } e = e_1 * e_2 \wedge \langle e_1 \rangle_{L_v} = e'_1 \wedge \langle e_2 \rangle_{L_v} = e'_2 \\ e & \text{otherwise} \end{cases} \\
L_a \cap \top &\triangleq L_a \quad \top \cap L'_a \triangleq L'_a \\
L_a \cap L'_a &\triangleq \{(r, e) \mid (r, e) \in L_a \wedge (r, e) \in L'_a\} \cup \{(r, x) \mid (r, x) \in L_a \wedge (r, x) \in L'_a\} \\
\text{Kill}(L_a, r_0) &\triangleq \{(r, e) \in L_a \mid r_0 \neq r \wedge r_0 \notin \text{fv}(e)\} \cup \{(r, x) \in L_a \mid r_0 \neq r\} \\
\text{Kill}(L_a, x) &\triangleq \{(r, e) \mid (r, e) \in L_a\} \cup \{(r, y) \in L_a \mid x \neq y\}
\end{aligned}$$

Fig. 32. Auxiliary definitions in available expression analysis

#### 10.4 Available expression analysis

The set  $L_a$  records the abstract interpretation of the available expressions in the current state.

$$L_a \in \mathcal{P}((\text{Reg} \times \text{Expr}) + (\text{Reg} \times \text{Var})) \cup \{\top\}$$

The Implementation of the value analysis is shown below.

$$\begin{aligned}
\text{Ave\_Analyzer}(C, l_0) &\triangleq \text{Ave\_Analyzer}'(C, \mathbb{L}_0, \text{dom}(C), n) \\
\text{where } \mathbb{L}_0 &= \{l \rightsquigarrow (\top :: \epsilon) \mid l \in \text{dom}(C)\} \cup \{l_0 \rightsquigarrow (\emptyset :: \epsilon)\}
\end{aligned}$$

$$\text{Ave\_Analyzer}'(C, \mathbb{L}, W, n) \triangleq \begin{cases} \text{Ave\_Analyzer}'(C, \mathbb{L}\{l \rightsquigarrow L_a\}, W', n-1) & \text{if } l \in W, L_a = \bigcap_{l_p \in \text{pred}(C, l_p)} \text{OUT}[\mathbb{L}(l_p)], \\ & L'_a = \text{TF}_a(L_a, C(l)), \\ & (L'_a \neq \text{OUT}[\mathbb{L}(l)] \implies W' = ((W \setminus \{l\}) \cup \text{succ}(l))), \\ & (L'_a = \text{OUT}[\mathbb{L}(l)] \implies W' = (W \setminus \{l\})) \\ \mathbb{L} & \text{if } W = \emptyset \\ \text{undef} & \text{otherwise} \end{cases}$$

The value analysis on the whole program is defined as the following form. In this work, we only consider the intra-procedural analysis.

$$\text{Ave\_Analyzer}(\pi) \triangleq \{f \rightsquigarrow \text{Ave\_Analyzer}(C, l_0) \mid \pi(f) = (C, l_0)\}$$

We define the join of two abstract interpretations and some auxiliary definitions can be found in Fig. 32.

The transfer function  $\text{TF}_a$  for basic code blocks in the value analysis is defined below.

$$\text{TF}_a(L_a, B) \triangleq \begin{cases} \top :: \epsilon & \text{if } L_a = \top \\ L_a :: \text{TF}_a(L'_a, B') & \text{elif } B = c :: B' \wedge L'_a = f_a(c, L_a) \\ L_a :: f_a(B, L_a) :: \epsilon & \text{elif } B \in \{\text{return}, \text{call}(f, l_{ret}), \text{jmp } l, \text{be } e, l_1, l_2\} \\ \text{undef} & \text{otherwise} \end{cases}$$

We show the transfer function for each instruction in the following.

- Assignment operation

$$f_a(r := e, L_a) \triangleq \begin{cases} L'_a \cup \{(r', r)\} & \text{if } (r', \langle e \rangle_{L'_a}) \in L'_a \text{ and } r \notin \text{fv}(\langle e \rangle_{L'_a}) \\ L'_a \cup \{(r, \langle e \rangle_{L'_a})\} & \text{if } (r', \langle e \rangle_{L'_a}) \notin L'_a \text{ and } r \notin \text{fv}(\langle e \rangle_{L'_a}) \\ L'_a & \text{otherwise} \end{cases}$$

where  $L'_a = \text{Kill}(L_a, r)$

- Memory store operation

$$f_a(x_{o_w} := e, L_a) \triangleq \text{Kill}(L_a, x)$$

- Memory load operation

$$f_a(r := x_{na}, L_a) \triangleq \begin{cases} L'_a \cup \{(r', r)\} & \text{if } (r', x) \in L'_a \\ L'_a \cup \{(r, x)\} & \text{otherwise} \end{cases}$$

where  $L'_a = \text{Kill}(L_a, r)$

$$f_a(r := x_{rlx}, L_a) \triangleq \text{Kill}(L_a, r)$$

$$f_a(r := x_{acq}, L_a) \triangleq \text{Kill}(\{(r', e') \mid (r', e') \in L_a\}, r)$$

- Compare and set operation

$$f_a(r := \text{CAS}_{rlx, o_w}(x, e_r, e_w), L_a) \triangleq \text{Kill}(\text{Kill}(L_a, x), r)$$

$$f_a(r := \text{CAS}_{acq, o_w}(x, e_r, e_w), L_a) \triangleq \text{Kill}(\{(r', e') \mid (r', e') \in L_a\}, r)$$

- Release and acquire fence operations

$$f_a(\text{fence-rel}, L_a) \triangleq L_a$$

$$f_a(\text{fence-acq}, L_a) \triangleq \{(r, e) \mid (r, e) \in L_a\}$$

- Unconditional and conditional branch

$$f_a(\text{jmp } l, L_a) \triangleq L_a$$

$$f_a(\text{be } e, l_1, l_2, L_a) \triangleq L_a$$

- Function call, system call and SC fence

$$f_a(\text{call}(l, l_{ret}), L_a) \triangleq \{(r, e) \mid (r, e) \in L_a\}$$

$$f_a(\text{print}(e'), L_a) \triangleq \{(r, e) \mid (r, e) \in L_a\}$$

$$f_a(\text{fence-sc}, L_a) \triangleq \{(r, e) \mid (r, e) \in L_a\}$$

- Return

$$f_a(\text{return}, L_a) \triangleq \emptyset$$

## 10.5 Constant propagation

- Transformation for an individual instruction.

$$\text{Transl}_c(c, L_v) \triangleq \begin{cases} r := v & \text{if } c = (r := e) \wedge \llbracket e \rrbracket_{L_v} = v \\ r := v & \text{if } c = (r := x_{\text{na}}) \wedge L_v(x) = v \\ c & \text{otherwise} \end{cases}$$

- Transformation for a basic code block.

$$\text{TransB}_c(B, LB) \triangleq \begin{cases} \text{Transl}_c(c, L_v), \text{TransB}_c(B', LB') & \text{if } B = c, B' \wedge LB = L_v :: LB' \\ B & \text{otherwise} \end{cases}$$

- Transformation for a code heap.

$$\text{TransC}_c(C, \mathbb{L}) \triangleq \{l \rightsquigarrow \text{TransB}_c(B, \mathbb{L}(l)) \mid C(l) = B\}$$

- Transformation for a program.

$$\text{Translator}_c(\pi, A) \triangleq \{f \rightsquigarrow \text{TransC}_c(C, \mathbb{L}) \mid \pi(f) = (C, l_0) \wedge A(f) = \mathbb{L}\}$$

- Implementation of constant propagation.

$$\text{ConstProp}(\pi, \iota) \triangleq \text{Translator}_c(\pi, A) \quad \text{where } A = \text{PVal\_Analyzer}(\pi)$$

Our constant propagation optimization supports the following optimizations across the atomic memory access and the fence operation.

- Optimization across release store.

$$\begin{array}{ccc} \{\} & & \\ x_{\text{na}} := 2; & & x_{\text{na}} := 2; \\ \{x \rightsquigarrow 2\} & \xRightarrow{\text{ConstProp}} & y_{\text{rel}} := 1; \\ y_{\text{rel}} := 1; & & r := 2; \\ \{x \rightsquigarrow 2\} & & \\ r := x_{\text{na}}; & & \\ \{x \rightsquigarrow 2, r \rightsquigarrow 2\} & & \end{array}$$

(\* Performed in LLVM \*)

- Optimization across relaxed store.

$$\begin{array}{ccc} \{\} & & \\ x_{\text{na}} := 2; & & x_{\text{na}} := 2; \\ \{x \rightsquigarrow 2\} & \xRightarrow{\text{ConstProp}} & y_{\text{rel}} := 1; \\ y_{\text{rlx}} := 1; & & r := 2; \\ \{x \rightsquigarrow 2\} & & \\ r := x_{\text{na}}; & & \\ \{x \rightsquigarrow 2, r \rightsquigarrow 2\} & & \end{array}$$

(\* Performed in LLVM \*)



- Optimization across release fence.

$$\begin{array}{ccc}
 \{\} & & \\
 x_{na} := 2; & & \\
 \{x \rightsquigarrow 2\} & \xRightarrow{ConstProp} & x_{na} := 2; \\
 \text{fence-rel}; & & \text{fence-rel}; \\
 \{x \rightsquigarrow 2\} & & r := 2; \\
 r := x_{na}; & & \\
 \{x \rightsquigarrow 2, r \rightsquigarrow 2\} & & 
 \end{array}$$

( \* Performed in LLVM \* )

- Optimize across CAS with relaxed read and release write.

$$\begin{array}{ccc}
 \{\} & & \\
 x_{na} := 2; & & \\
 \{x \rightsquigarrow 2\} & \xRightarrow{ConstProp} & x_{na} := 2; \\
 r_1 := \text{CAS}_{rlx,rel}(y, 0, 1); & & r_1 := \text{CAS}_{rlx,rel}(y, 0, 1); \\
 \{x \rightsquigarrow 2\} & & r := 2; \\
 r := x_{na}; & & \\
 \{x \rightsquigarrow 2, r \rightsquigarrow 2\} & & 
 \end{array}$$

( \* Not Performed in LLVM \* )

- Optimization across relaxed read.

$$\begin{array}{ccc}
 \{\} & & \\
 x_{na} := 2; & & \\
 \{x \rightsquigarrow 2\} & \xRightarrow{ConstProp} & x_{na} := 2; \\
 r_1 := y_{rlx}; & & r_1 := y_{rlx}; \\
 \{x \rightsquigarrow 2\} & & r := 2; \\
 r := x_{na}; & & \\
 \{x \rightsquigarrow 2, r \rightsquigarrow 2\} & & 
 \end{array}$$

( \* Performed in LLVM \* )

## 10.6 Dead code elimination

- Transformation for an individual instruction.

$$\text{Transl}_d(c, L_{nl}) \triangleq \begin{cases} \text{skip} & \text{if } c = (r := e) \wedge r \in L_{nl} \\ \text{skip} & \text{if } c = (r := x_{na}) \wedge r \in L_{nl} \\ \text{skip} & \text{if } c = (x_{na} := \_) \wedge x \in L_{nl} \\ c & \text{otherwise} \end{cases}$$

- Transformation for a basic code block.

$$\text{TransB}_d(B, LB_l) \triangleq \begin{cases} \text{Transl}_d(c, L_{nl}) :: \text{TransB}_d(B', LB'_l) & \text{if } B = c :: B' \wedge LB_l = L_{nl} :: LB'_l \\ B & \text{otherwise} \end{cases}$$

- Transformation for a code heap.

$$\text{TransC}_d(C, \mathbb{L}_l) \triangleq \{l \rightsquigarrow \text{TransB}_d(B, \mathbb{L}_l(l)[1 \dots]) \mid C(l) = B \wedge \text{IN}[\mathbb{L}_l(l)] \neq \top\}$$

- Transformation for a program.

$$\text{Translator}_d(\pi, A_l) \triangleq \{f \rightsquigarrow \text{TransC}(C, LB_l) \mid \pi(f) = (C, l_0) \wedge A_l(f) = LB_l\}$$

- Implementation of constant propagation.

$$\text{DCE}(\pi, \iota) \triangleq \text{Translator}_d(\pi, A_l) \quad \text{where } A_l = \text{PLV\_Analyzer}(\pi)$$

Our dead code elimination optimization supports the following optimizations across the atomic memory access and the fence operation.

- Optimize across acquire read.

```

{x, r}
xna := 1;
{x, r}
r := yacq;
{x}
xna := 2;
{}

```

$$\xRightarrow{\text{DCE}}$$

```

skip;
r := yacq;
xna := 2;

```

(\* Not Performed in LLVM \*)

- Optimize across relaxed read.

```

{x, r}
xna := 1;
{x, r}
r := yrlx;
{x}
xna := 2;
{}

```

$$\xRightarrow{\text{DCE}}$$

```

skip;
r := yrlx;
xna := 2;

```

(\* Performed in LLVM \*)

- Optimize across acquire fence.

$$\begin{array}{lcl}
 \{x\} & & \\
 x_{na} := 1; & & \\
 \{x\} & & \\
 \text{fence-acq;} & \xRightarrow{DCE} & \text{skip;} \\
 \{x\} & & \text{fence-acq;} \\
 x_{na} := 2; & & x_{na} := 2; \\
 \{\} & & 
 \end{array}$$

*(\* Not Performed in LLVM \*)*

- Optimize across CAS with acquire read and relaxed write.

$$\begin{array}{lcl}
 \{x, r\} & & \\
 x_{na} := 1; & & \\
 \{x, r\} & & \\
 r := \text{CAS}_{\text{acq}, \text{rlx}}(y, 0, 1); & \xRightarrow{DCE} & \text{skip;} \\
 \{x\} & & r := \text{CAS}_{\text{acq}, \text{rlx}}(y, 0, 1); \\
 x_{na} := 2; & & x_{na} := 2; \\
 \{\} & & 
 \end{array}$$

*(\* Not Performed in LLVM \*)*

- Optimize across relaxed write.

$$\begin{array}{lcl}
 \{x\} & & \\
 x_{na} := 1; & & \\
 \{x\} & & \\
 y_{rlx} := 1; & \xRightarrow{DCE} & \text{skip;} \\
 \{x\} & & y_{rlx} := 1; \\
 x_{na} := 2; & & x_{na} := 2; \\
 \{\} & & 
 \end{array}$$

*(\* Performed in LLVM \*)*

## 10.7 Loop invariant code motion

The implement of the *loop invariant code motion* is divided into three steps:

- (1) detecting loops and loop invariants in the program;
- (2) inserting pre-header nodes to hoist the evaluations of loop invariants before entering loops;
- (3) reusing *common subexpression elimination* and *dead code elimination* to eliminate redundant reads and writes.

Note that the *loop invariant code motion* optimization will not move division operations out of loops, since it will make the original safe program abort. We use the following example to show such implementation.

```
while( $r_1 < 100$ ) {
     $r_2 := z_{na}$ ;
     $r_1 := r_1 + 1$ ;
}
```

- (1) We find that the instruction " $r_2 := z_{na}$ " is a loop invariant;
- (2) We allocate a new register to save the expression in the loop invariant as the following shown.

```
 $t := z_{na}$ ;
while( $r_1 < 100$ ) {
     $r_2 := z_{na}$ ;
     $r_1 := r_1 + 1$ ;
}
```

- (3) We use *common subexpression elimination* optimization to eliminate redundant reads.

```
 $t := z_{na}$ ;
while( $r_1 < 100$ ) {
     $r_2 := t$ ;
     $r_1 := r_1 + 1$ ;
}
```

*Detecting loops.* To detect the loops in the code, we need to evaluate the dominator of each block block.

$$(Dominators) \quad \mathbb{D} \in Lab \rightarrow \mathcal{P}(Lab)$$

We use the data flow analysis to evaluate the dominators of each block (where  $n$  is a very large constant).

$$\begin{aligned} \text{Dominator}(C, l_0) &\triangleq \text{Dominator}'(C, \mathbb{D}_0, \text{dom}(C), n) \\ \text{where } \mathbb{D}_0 &= \{l \rightsquigarrow \text{dom}(C) \mid l \in \text{dom}(C)\} \{l_0 \rightsquigarrow \emptyset\} \\ \text{Dominator}'(C, \mathbb{D}, W, n) &\triangleq \begin{cases} \text{Dominator}'(C, \mathbb{D}\{l \rightsquigarrow D'\}, W', n-1) & \text{if } l \in W, D = \bigcap_{l_p \in \text{pred}(C, l)} (\mathbb{D}(l_p) \cup \{l_p\}), \\ & (D \neq \mathbb{D}(l) \implies W' = ((W \setminus \{l\}) \cup \text{succ}(l))), \\ & (D = \mathbb{D}(l) \implies W' = (W \setminus \{l\})) \\ \mathbb{D} & \text{if } W = \emptyset \\ \text{undef} & \text{otherwise} \end{cases} \end{aligned}$$

After evaluating the dominators of each block, we can find the loop.  $l_{\text{entry}}$  and  $l_{\text{exit}}$  are entry and exit of a loop if  $l_{\text{exit}}$  points to  $l_{\text{entry}}$  and  $l_{\text{entry}}$  dominates  $l_{\text{exit}}$ .  $l_{\text{entry}}$  and  $l_{\text{exit}}$  constructs back edge.

$$\text{back\_edge}(l_{\text{exit}}, l_{\text{entry}}, \mathbb{D}, C) \triangleq l_{\text{entry}} \in \text{succ}(C(l_{\text{exit}})) \wedge (l_{\text{entry}} \in \mathbb{D}(l_{\text{exit}}))$$

$$\begin{aligned}
(\text{LoopInv}) \quad \text{loop\_inv} &\in \text{List } ((\text{Exp} \cup \text{Var}) \times \text{Reg}) \\
(\text{Loops}) \quad \text{loops} &\in \mathcal{P}(\text{Lab} \times \text{Lab} \times \text{LoopInv}) \\
(\text{ProgLoops}) \quad \text{loops\_P} &\in \text{Fid} \rightarrow \text{Loops}
\end{aligned}$$

Fig. 33. The result of detecting loops and loop invariants

The blocks in the loop whose entry and exit are  $l_{\text{entry}}$  and  $l_{\text{exit}}$  are evaluated below. `natural_loop` defined below returns the identifiers of blocks in the loop. The function `det_loops` returns the loops in the code  $C$ . A block with identifier  $l$  is in a loop, whose entry and exit are  $l_{\text{entry}}$  and  $l_{\text{exit}}$ , if  $l_{\text{entry}}$  is the dominator of  $l$  and  $l$  can reach the exit  $l_{\text{exit}}$ .

$$\begin{aligned}
\text{Reach}(l, l', C, l_{\text{entry}}) &\triangleq \exists l_0, \dots, l_n \in \text{dom}(C). (\forall i \in \{1, \dots, n\}. l_i \in \text{succ}(C(l_{i-1})) \wedge l_{i-1} \neq l_{\text{entry}}) \\
&\quad \wedge l_0 \in \text{succ}(C(l)) \wedge l' \in \text{succ}(C(l_n)) \\
\text{natural\_loop}(l_{\text{exit}}, l_{\text{entry}}, C, \mathbb{D}) &\triangleq \{l \mid l_{\text{entry}} \in \mathbb{D}(l) \wedge \text{Reach}(l, l_{\text{exit}}, C, l_{\text{entry}})\} \\
\text{det\_loops}(C, l_0) &\triangleq \{(l_{\text{entry}}, l_{\text{exit}}, ls) \mid \text{back\_edge}(l_{\text{exit}}, l_{\text{entry}}, \mathbb{D}, C) \wedge \\
&\quad ls \in \text{natural\_loop}(l_{\text{entry}}, l_{\text{exit}}, C, \mathbb{D}) \wedge l_{\text{entry}} \in \text{dom}(C) \wedge l_{\text{exit}} \in \text{dom}(C)\} \\
&\quad \text{where } \mathbb{D} = \text{Dominator}(C, l_0)
\end{aligned}$$

*Loop invariants.* A loop invariant is a non-atomic read of the variable or an evaluation of a expression, whose result is the same on every iteration of the loop.  $B[i]$  represents the  $i$ -th instruction in the block  $B$ . We use  $a \in ls$  to represent that  $a$  is an element in the list. The evaluation of the expression  $e$  is a loop invariant, if the registers in  $e$  is not updated in the loop. The reading of a variable  $x$  is a loop invariant, if there is no write to  $x$  in the loop. The parameter  $\mathbb{B}$  in `loop_invB` is the set of blocks in the loop.

$$\begin{aligned}
\text{loop\_invB}(B, \mathbb{B}, RS, \text{loop\_inv}, \iota) &\triangleq \begin{cases} \text{loop\_invB}(B', \mathbb{B}, RS \cup \{r'\}, (e, r') :: \text{loop\_inv}, \iota) & \text{if } B = (r := e), B', \\ & (\forall r_0 \in \text{fv}(e). \neg(\exists B_0 \in \mathbb{B}, i. B_0[i] = (r_0 := \_)), \\ & (e, \_) \notin \text{loop\_inv}, r' \notin RS) \\ \text{loop\_invB}(B', \mathbb{B}, RS \cup \{r'\}, (x, r') :: \text{loop\_inv}, \iota) & \text{elif } B = (r := x_{\text{na}}), B', x \notin \iota, \\ & \neg(\exists B_0 \in \mathbb{B}, i. B_0[i] = (x_{\text{ow}} := e)), \\ & (x, \_) \notin \text{loop\_inv}, r' \notin RS \\ \text{loop\_invB}(B', \mathbb{B}, RS, \text{loop\_inv}, \iota) & \text{elif } B = c :: B' \\ (\text{loop\_inv}, RS) & \text{otherwise} \end{cases} \\
\text{loop\_invBS}(\mathbb{B}_0, \mathbb{B}, RS, \text{loop\_inv}, \iota) &\triangleq \begin{cases} \text{loop\_invBS}(\mathbb{B}'_0, \mathbb{B}, RS', \text{loop\_inv}', \iota) & \text{if } B \in \mathbb{B}_0, \mathbb{B}'_0 = \mathbb{B} \setminus \{B\} \\ & \text{loop\_invB}(B, \mathbb{B}, RS, \text{loop\_inv}, \iota) = (\text{loop\_inv}', RS') \\ (\text{loop\_inv}, RS) & \text{otherwise} \end{cases}
\end{aligned}$$

loop\_invC defined below returns the loop invariants of each loop in the code  $C$ .

$$\text{loop\_invC}'(lps, RS, C, \iota) \triangleq \begin{cases} \{l_{\text{entry}}, l_{\text{exit}}, \text{loop\_inv}\} \cup \text{loop\_invC}'(lps', RS', C, \iota) & \text{if } lps = ((l_{\text{entry}}, l_{\text{exit}}, ls) \cup lps'), (l_{\text{entry}}, l_{\text{exit}}, ls) \notin lps', \\ & \mathbb{B} = \{B \mid C(l) = B \wedge l \in ls\}, \\ & \text{loop\_invBS}(\mathbb{B}, \mathbb{B}, RS, \epsilon, \iota) = (\text{loop\_inv}, RS') \\ \emptyset & \text{otherwise} \end{cases}$$

$$\text{loop\_invC}(C, l_0, \iota) \triangleq \text{loop\_invC}'(lps, \text{fv}(C), C, \iota)$$

where  $lps = \text{det\_loops}(C, l_0)$

We define  $\text{det\_loop\_inv}$  to evaluate the loop invariants in each function.

$$\text{det\_loop\_inv}(\pi, \iota) \triangleq \{f \rightsquigarrow \text{loop\_invC}(C, l_0, \iota) \mid \pi(f) = (C, l_0)\}$$


The implementation of detecting loops and loop invariants need to ensure the following property.

LEMMA 10.1 (WELL-FORMED DETECTING LOOPS AND LOOP INVARIANTS).


$$\begin{aligned} & \forall \pi, \text{loops\_P}, f, l_{\text{entry}}, l_{\text{exit}}, C, \iota. \\ & \text{det\_loop\_inv}(\pi, \iota) = \text{loops\_P} \wedge \\ & (l_{\text{entry}}, l_{\text{exit}}, \text{loop\_inv}) \in \text{loops\_P}(f) \wedge \pi(f) = (C, \_) \wedge \\ & (\_, r) \in \text{loop\_inv} \\ & \implies r \notin \text{fv}(C) \wedge l_{\text{entry}} \in \text{dom}(C) \wedge l_{\text{exit}} \in \text{dom}(C) \wedge \\ & (\forall (x, \_) \in \text{loop\_inv}. x \notin \iota) \end{aligned}$$

PROOF. The correctness of Lemma 10.1 is straight-forward from the implementation of  $\text{det\_loop\_inv}$ . Since, we always allocate a new register to save the result of the loop invariants, we have  $r \notin \text{fv}(C)$ . According to the definition of  $\text{det\_loops}$ , we have  $l_{\text{entry}} \in \text{dom}(C)$  and  $l_{\text{exit}} \in \text{dom}(C)$ . According to the definition of  $\text{loop\_invB}$ , since we only view the non-atomic read whose result is the same on every iteration of the loop as the invariant. We have  $\forall (x, \_) \in \text{loop\_inv}. x \notin \iota$ .  $\square$


We define the allocation of pre-header in the following. We divide it into two steps. Consider a loop in the following form.



- (1) We first allocate a new block according to the loop invariants of such loop as the pre-header of the entry of such loop.



- (2) We let the nodes that are not the exit but point to the entry node of the loop point to the pre-header.



We first give the definition of allocating pre-header.

$$\text{alloc\_ph}(\text{loop\_inv}, l_{\text{entry}}) \triangleq \begin{cases} r := e, \text{alloc\_ph}(\text{loop\_inv}', l_{\text{entry}}) & \text{if } \text{loop\_inv} = (e, r) :: \text{loop\_inv}' \\ r := x_{\text{na}}, \text{alloc\_ph}(\text{loop\_inv}', l_{\text{entry}}) & \text{if } \text{loop\_inv} = (x, r) :: \text{loop\_inv}' \\ \text{jmp } l_{\text{entry}} & \text{otherwise} \end{cases}$$

$$\text{consInv}(\text{loop\_inv}, B) \triangleq \begin{cases} \text{consInv}(\text{loop\_inv}', (r := e, B)) & \text{if } \text{loop\_inv} = (e, r) :: \text{loop\_inv}' \\ \text{consInv}(\text{loop\_inv}', (r := x, B)) & \text{if } \text{loop\_inv} = (e, x) :: \text{loop\_inv}' \\ B & \text{otherwise} \end{cases}$$

We give a mapping that records the pre-header of the entry of each loop.

$$(PreHeader) \quad \text{pre-header} \in Lab \rightarrow Lab$$

$$\text{ptB-ph}(B, l_{ph}, l_{\text{entry}}) \triangleq \begin{cases} c, \text{ptB-ph}(B', l_{ph}, l_{\text{entry}}) & \text{if } B = c, B' \\ \text{jmp } l_{ph} & \text{if } B = \text{jmp } l_{\text{entry}} \\ \text{be } e, l_{ph}, l_2 & \text{if } B = \text{be } e, l_{\text{entry}}, l_2 \text{ and } l_2 \neq l_{\text{entry}} \\ \text{be } e, l_1, l_{ph} & \text{if } B = \text{be } e, l_1, l_{\text{entry}} \text{ and } l_1 \neq l_{\text{entry}} \\ \text{be } e, l', l' & \text{if } B = \text{be } e, l_{\text{entry}}, l_{\text{entry}} \\ B & \text{otherwise} \end{cases}$$

$$\text{ptC-ph}(C, l_{ph}, l_{\text{entry}}, \text{loops}) \triangleq \begin{cases} \{l \rightsquigarrow B'\} \cup \text{ptC-ph}(C', l_{ph}, l_{\text{entry}}, \text{loops}) & \text{if } C = \{l \rightsquigarrow B\} \uplus C', (l_{\text{entry}}, l, \_) \notin \text{loops}, \\ & B' = \text{ptB-ph}(B, l_{ph}, l_{\text{entry}}) \\ \{l \rightsquigarrow B\} \cup \text{ptC-ph}(C', l_{ph}, l_{\text{entry}}, \text{loops}) & \text{elif } C = \{l \rightsquigarrow B\} \uplus C' \\ C & \text{otherwise} \end{cases}$$

We define the transformation for function in *loop invariant code motion* formally below.

$$\text{TransC}'(C, \text{pre-header}, \text{loops}, \text{loops}_0) \triangleq \begin{cases} \text{TransC}'(C', \text{pre-header}, \text{loops}', \text{loops}_0) & \text{if } (l_{\text{entry}}, l_{\text{exit}}, \text{loop\_inv}) \uplus \text{loops}' = \text{loops}, \\ & \text{pre-header}(l_{\text{entry}}) = l_{ph}, C(l_{ph}) = B_{ph}, \\ & B' = \text{consInv}(\text{loop\_inv}, B_{ph}) \text{ and } C' = C \{l \rightsquigarrow B'\} \\ \text{TransC}'(C', \text{pre-header}', \text{loops}', \text{loops}_0) & \text{if } (l_{\text{entry}}, l_{\text{exit}}, \text{loop\_inv}) \uplus \text{loops}' = \text{loops}, \\ & \text{pre-header}(l_{\text{entry}}) = \perp, l_{ph} \notin \text{dom}(C), \\ & B_{ph} = \text{alloc\_ph}(\text{loop\_inv}, l_{\text{entry}}), \\ & \text{pre-header}' = \text{pre-header} \{l_{\text{entry}} \rightsquigarrow l_{ph}\} \text{ and } \\ & C' = \text{ptC-ph}(C, l_{ph}, l_{\text{entry}}, \text{loops}_0) \cup \{l_{ph} \rightsquigarrow B_{ph}\} \\ (C, \text{pre-header}) & \text{otherwise} \end{cases}$$

$$\text{TransC}(C, l_0, \text{loops}) \triangleq \begin{cases} (C', l'_0) & \text{if } (C', \text{pre-header}) = \text{TransC}'(C, \emptyset, \text{loops}, \text{loops}) \text{ and} \\ & \text{pre-header}(l_0) = l'_0 \\ (C', l_0) & \text{if } (C', \text{pre-header}) = \text{TransC}'(C, \emptyset, \text{loops}, \text{loops}) \text{ and} \\ & \text{pre-header}(l_0) = \perp \\ \text{undef} & \text{otherwise} \end{cases}$$

We give the transformation for program in *loop invariant code motion* formally below.

$$\begin{aligned} \text{LInv}(\pi, \iota) &\triangleq \{f \rightsquigarrow (C', l'_0) \mid \pi(f) = (C, l_0) \wedge \text{loops\_P}(l_0) = \text{loops} \wedge \\ &\quad \text{TransC}(C, l_0, \text{loops}) = (C', l'_0)\} \\ &\text{where } \text{loops\_P} = \text{det\_loop\_inv}(\pi, \iota) \end{aligned}$$

$$\text{LICM} \triangleq \text{LInv} \circ \text{CSE}$$



## 10.8 Common subexpression elimination

- Transformation for an individual instruction.

$$\text{Transl}_{\text{cse}}(c, L_a) \triangleq \begin{cases} r := r' & \text{if } c = (r := e) \wedge (r', e) \in L_a \\ r := r' & \text{if } c = (r := x_{\text{na}}) \wedge (r', x) \in L_a \\ c & \text{otherwise} \end{cases}$$

- Transformation for a basic code block.

$$\text{TransB}_{\text{cse}}(B, LB) \triangleq \begin{cases} \text{Transl}_{\text{cse}}(c, L_a) :: \text{TransB}_{\text{cse}}(B', LB') & \text{if } B = c :: B' \wedge LB = L_a :: LB' \\ B & \text{otherwise} \end{cases}$$

- Transformation for a code heap.

$$\text{TransC}_{\text{cse}}(C, \mathbb{L}) \triangleq \{l \rightsquigarrow \text{TransB}_{\text{cse}}(B, \mathbb{L}(l)) \mid C(l) = B\}$$

- Transformation for a program.

$$\text{Translator}_{\text{cse}}(\pi, A) \triangleq \{f \rightsquigarrow \text{TransC}_{\text{cse}}(C, \mathbb{L}) \mid \pi(f) = (C, l') \wedge A(f) = \mathbb{L}\}$$

- Implementation of constant propagation.

$$\text{CSE}(\pi, \iota) \triangleq \text{Translator}_{\text{cse}}(\pi, A) \quad \text{where } A = \text{Ave\_Analyzer}(\pi)$$

Our common subexpression elimination optimization supports the following optimizations accross the atomic memory access and the fence operation.

- Optimization across release store.

$$\begin{array}{l} \{\} \\ r := x_{\text{na}}; \\ \{(r, x)\} \\ y_{\text{rel}} := 1; \\ \{(r, x)\} \\ r' := x_{\text{na}}; \\ \{(r, x), (r, r'), (r', x)\} \end{array} \xRightarrow{\text{CSE}} \begin{array}{l} r := x_{\text{na}}; \\ y_{\text{rel}} := 1; \\ r' := r; \end{array}$$

- Optimization across relaxed store.

$$\begin{array}{l} \{\} \\ r := x_{\text{na}}; \\ \{(r, x)\} \\ y_{\text{rlx}} := 1; \\ \{(r, x)\} \\ r' := x_{\text{na}}; \\ \{(r, x), (r, r'), (r', x)\} \end{array} \xRightarrow{\text{CSE}} \begin{array}{l} r := x_{\text{na}}; \\ y_{\text{rlx}} := 1; \\ r' := r; \end{array}$$

- Optimization across release fence.

$$\begin{array}{ccc}
\{\} & & \\
r := x_{na}; & & \\
\{(r, x)\} & \xRightarrow{CSE} & r := x_{na}; \\
\text{fence-rel;} & & \text{fence-rel;} \\
\{(r, x)\} & & r' := r; \\
r' := x_{na}; & & \\
\{(r, x), (r, r'), (r', x)\} & & 
\end{array}$$

- Optimize across CAS with relaxed read and release write.

$$\begin{array}{ccc}
\{\} & & \\
r := x_{na}; & & \\
\{(r, x)\} & \xRightarrow{CSE} & r := x_{na}; \\
r_1 := \text{CAS}_{rlx,rel}(y, 0, 1); & & r_1 := \text{CAS}_{rlx,rel}(y, 0, 1); \\
\{(r, x)\} & & r' := r; \\
r' := x_{na}; & & \\
\{(r, x), (r, r'), (r', x)\} & & 
\end{array}$$

- Optimization across relaxed read.

$$\begin{array}{ccc}
\{\} & & \\
r := x_{na}; & & \\
\{(r, x)\} & \xRightarrow{CSE} & r := x_{na}; \\
r_1 := y_{rlx}; & & r_1 := y_{rlx}; \\
\{(r, x)\} & & r' := r; \\
r' := x_{na}; & & \\
\{(r, x), (r, r'), (r', x)\} & & 
\end{array}$$

$$\frac{M_t = M_s \quad \mathcal{S}_t = \mathcal{S}_s \quad \llbracket M_t \rrbracket = \text{dom}(\varphi) \quad (\forall (x, t) \in \text{dom}(\varphi). \varphi(x, t) = t)}{I_{cp}(\varphi, (\mathcal{S}_t, M_t), (\mathcal{S}_s, M_s))}$$

Fig. 34. Invariant in constant propagation proof

$$\begin{aligned} (R, \mathcal{V}, M) \models \{r \rightsquigarrow v\} &::= R(r) = v \\ (R, \mathcal{V}, M) \models \{x \rightsquigarrow v\} &::= \exists t. \mathcal{V}. \text{cur}. T_{na}(x) = t \wedge \langle x : v @ (\_, t], \_ \rangle \in M \\ (R, \mathcal{V}, M) \models_l L_v &::= (\forall r, v. L_v(r) = v \implies (R, \mathcal{V}, M) \models \{r \rightsquigarrow v\}) \wedge \\ &(\forall x, v. L_v(x) = v \implies ((R, \mathcal{V}, M) \models \{x \rightsquigarrow v\} \wedge x \notin l)) \end{aligned}$$

$$\begin{aligned} &\text{Val\_Analyzer}(C_s, l_0) = \mathbb{L}_v \quad \text{TransC}_c(C_s, \mathbb{L}_v) = C_t \\ &B_s = C_s(l')[i \dots] \quad \text{TransB}_c(B_s, LB_v) = B_t \\ &R_t = R_s \quad (R_s, \mathcal{V}_s, M_s) \models_l \text{IN}[LB_v] \\ &\forall l_p \in \text{succ}(B_s). \text{OUT}[LB_v] \geq \text{IN}[\mathbb{L}_v(l_p)] \\ &\hline &\mathcal{V}_s, M_s, l \vdash (R_t, B_t, C_t) \sim_{cp} (R_s, B_s, C_s) \\ &\quad \forall \mathcal{V}_s, M_s. \mathcal{V}_s, M_s, l \vdash (R_t, B_t, C_t) \sim_{cp} (R_s, B_s, C_s) \\ &\frac{K_t = K_s = \epsilon}{l \vdash K_t \sim_{cp} K_s} \quad \frac{l \vdash K'_t \sim_{cp} K'_s}{l \vdash ((R_t, B_t, C_t) :: K'_t) \sim_{cp} ((R_s, B_s, C_s) :: K'_s)} \\ &\frac{\text{PVal\_Analyzer}(\pi_s) = A \quad \text{Translater}_c(\pi_s, A) = \pi_t \quad \mathcal{V}_s, M_s, l \vdash (R_t, B_t, C_t) \sim_{cp} (R_s, B_s, C_s) \quad l \vdash K_t \sim_{cp} K_s}{\mathcal{V}_s, M_s, l \vdash (R_t, B_t, C_t, K_t, \pi_t) \sim_{cp} (R_s, B_s, C_s, K_s, \pi_s)} \\ &\frac{\mathcal{V}_s, M_s, l \vdash \sigma_t \sim_{cp} \sigma_s \quad \mathcal{V}_t = \mathcal{V}_s \quad P_t = P_s}{l \vdash (\sigma_t, \mathcal{V}_t, P_t) \sim_{cp} ((\sigma_s, \mathcal{V}_s, P_s), M_s)} \\ &\frac{I_{cp}(\varphi, (\mathcal{S}_t, M_t), (\mathcal{S}_s, M_s)) \quad l \vdash TS_t \sim_{cp} (TS_s, M_s) \quad (\beta = \circ \wedge \varphi = \varphi') \vee (\beta = \bullet \wedge \varphi \subseteq \varphi') \quad \llbracket TS_t.P_t \rrbracket \subseteq \text{dom}(\varphi)}{\Phi_{cp}(\varphi, l, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta)} \end{aligned}$$

Fig. 35. Match state in constant propagation proof

## 11 CORRECTNESS PROOF OF OPTIMIZERS

In this section, we show the correctness proof of Constant Propagation, Dead Code Elimination, Loop invariant code motion and Common subexpression elimination.

### 11.1 Correctness proof of Constant Propagation

*Invariant in constant propagation proof.* We show the invariant  $I_{cp}$  for shared resource in Fig. 34.

*Match state in constant propagation proof.* We define the match state in constant propagation proof in Fig. 35.

*Correctness proof of constant propagation optimizer.* We present the correctness proof of constant propagation optimizer in the following.

LEMMA 11.1 (WELL-DEFINED CONSTANT PROPAGATION).

$$\forall \pi_s, \pi_t, \iota. \text{ConstProp}(\pi_s, \iota) = \pi_t \implies I_{cp}, \iota \models \pi_t \preceq \pi_s$$

PROOF. From the premise, we have the following.

$$\text{ConstProp}(\pi_s, \iota) = \pi_t \tag{1}$$

We unfold the proof goal and need to prove that the following subgoals hold.

$$I_{cp}(\iota, \varphi_0, (\mathcal{S}_\perp, M_0), (\mathcal{S}_\perp, M_0)) \tag{g-1}$$

$$\begin{aligned} \forall \sigma_t, f. \text{Init}(\pi_t, f) = \sigma_t \implies \\ \exists \sigma_s. (\text{Init}(\pi_s, f) = \sigma_s \wedge \\ I_{cp}, \iota \models ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0) \preceq_{\varphi_0}^{o, \emptyset} ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0)) \end{aligned} \tag{g-2}$$

The subgoal (g-1) can be proved by definitions directly.

We consider the correctness proof of the subgoal (g-2). We have the following.

$$I_{cp}(\iota, \varphi_0, (\mathcal{S}_\perp, M_0, \mathcal{S}_\perp, M_0)) \tag{2}$$

$$\text{Init}(\pi_t, f) = \sigma_t \tag{3}$$

We unfold (2) and have that there exist  $C_t, l_0$  and  $B_t$  such that:

$$\pi_t(f) = (C_t, l_0) \wedge C_t(l_0) = B_t \tag{4}$$

$$\sigma_t = (R_\perp, B_t, C_t, \epsilon, \pi_t) \tag{5}$$

We unfold (1) and have that there exists  $A$  such that:

$$\text{PVal\_Analyzer}(\pi_s) = A \tag{6}$$

$$\text{Translater}_c(\pi_s, A) = \pi_t \tag{7}$$

From (4) and (7), we have that there exist  $\pi_s, B_s$  and  $\sigma_s$  such that:

$$\pi_s(f) = (C_s, l_0) \wedge C_s(l_0) = B_s \tag{8}$$

$$\text{TransC}_c(C_s, A(f)) = C_t \tag{9}$$

$$\text{TransB}_c(B_s, A(f)(l_0)) = B_t \tag{10}$$

$$\text{Init}(\pi_s, f) = \sigma_s \tag{11}$$

$$\sigma_s = (R_\perp, B_s, C_s, \epsilon, \pi_s) \tag{12}$$

From (2), (4), (5), (6), (7), (8), (9), (10) and (12), we prove that the following hold.

$$\Phi_{cp}(\varphi_0, \iota, ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0), ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0), o, \emptyset) \tag{13}$$

By applying Lemma. 11.2 on (13), we prove the following.

$$I_{cp}, \iota \models ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0) \preceq_{\varphi_0}^{o, \emptyset} ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0)$$

□

LEMMA 11.2 (MATCH STATE IMPLIES SIMULATION - CONSTPROP).

$$\begin{aligned} \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta. \\ \Phi_{cp}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \\ \implies I_{cp}, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \emptyset} (TS_s, \mathcal{S}_s, M_s) \end{aligned}$$

PROOF. By co-induction. From the premise, we know

$$\Phi_{cp}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \quad (1)$$

We need to prove that the following hold.

(1) for any  $TS'_t, \mathcal{S}'_t, M'_t$  and  $te$ , if

$$\iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{te} (TS'_t, \mathcal{S}'_t, M'_t) \quad (2)$$

then, we need to prove that the following hold:

- if  $te \in AT$ , there exist  $TS'_s, \mathcal{S}'_s, M'_s$  and  $\varphi'$  such that

$$\iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{na} \xrightarrow{te} (TS'_s, \mathcal{S}'_s, M'_s) \quad (g1.1)$$

$$\varphi \subseteq \varphi' \wedge I_{cp}(\iota, \varphi', (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s)) \quad (g1.2)$$

$$I_{cp}, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\circ, \emptyset} (TS'_s, \mathcal{S}'_s, M'_s) \quad (g1.3)$$

By applying Lemma. 11.3 on (1) and the preserving of the match state  $\Phi_{cp}$ .

$$\Phi_{cp}(\varphi', \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \circ) \quad (3)$$

We prove the subgoal (g1.2) and (g1.3) by co-inductive hypothesis and (3).

- if  $te \in NA$ , there exist  $TS'_s, \mathcal{S}'_s, M'_s$ , and  $\mathcal{D}_1$ , such that:

$$(TS_t.P, M_t), (TS'_t.P, M'_t) \vdash \emptyset \xrightarrow{te} \mathcal{D}_1 \quad (g2.1)$$

$$\iota \vdash (TS_s, \mathcal{S}_s, M_s, \mathcal{D}_1) \xrightarrow{na} (TS'_s, \mathcal{S}'_s, M'_s, \emptyset) \quad (g2.2)$$

$$I_{cp}, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\bullet, \emptyset} (TS'_s, \mathcal{S}'_s, M'_s) \quad (g2.3)$$

We consider that, if  $te \in \{R(na, x, v), W(na, x, v)\}$ , the subgoals (g2.1), (g2.2), (g2.3) can be proved by applying Lemma. 11.4 on (1) and (2). And, if  $te = \tau$ , the subgoals (g2.1), (g2.2), (g2.3) can be proved by applying Lemma. 11.5 on (1) and (2). We prove the preserving of the match state  $\Phi_{cp}$ .

$$\Phi_{cp}(\varphi, \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \bullet) \quad (4)$$

We prove the subgoal (g2.3) by co-inductive hypothesis and (4).

- if  $te \in \{\text{prm}, \text{rsv}, \text{ccl}\}$ , the proof is similar with the case that  $te \in (Atm \cup \text{out}(v))$ . Thus, we omit the proof of these cases.

(2) if  $\beta = \circ$ , let  $\mathbb{S} = (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)$  and for any  $\varphi'$  and  $\mathbb{S}' = (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s)$ , if

$$R(\iota, (\varphi, \mathbb{S}), (\varphi', \mathbb{S}'), TS_t.P, TS_s.P) \wedge I_{cp}(\iota, \varphi', \mathbb{S}') \quad (5)$$

we need to prove the following hold:

$$I_{cp}, \iota \models (TS_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\circ, \emptyset} (TS_s, \mathcal{S}'_s, M'_s) \quad (g3.2)$$

By applying Lemma. 11.6 on (1) and (5), we have the following.

$$\Phi_{cp}(\varphi', \iota, (TS_t, \mathcal{S}'_t, M'_t), (TS_s, \mathcal{S}'_s, M'_s), \circ) \quad (6)$$

We prove the subgoal (g3.2) by co-inductive and (6).

(3) if  $\iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow \text{done}$ , the proof of such case is straight-forward and we omit the proof details.

(4) if  $\iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow \mathbf{abort}$ , there exist  $TS'_s, \mathcal{S}'_s$  and  $M'_s$  such that:

$$\iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{na}^* (TS'_s, \mathcal{S}'_s, M'_s) \quad (7)$$

$$\iota \vdash (TS'_s, \mathcal{S}'_s, M'_s) \longrightarrow \mathbf{abort} \quad (8)$$

We finish the proof of such case by applying Lemma. 11.7.

□

LEMMA 11.3 (MATCH STATE CP PRESERVING - ATOMIC&OUTPUT).

$$\begin{aligned} & \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta, TS'_t, \mathcal{S}'_t, M'_t, te. \\ & \Phi_{cp}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\ & \iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{te} (TS'_t, \mathcal{S}'_t, M'_t) \wedge te \in AT \\ \implies & \exists TS'_s, \mathcal{S}'_s, M'_s, \varphi'. \\ & \iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{te} (TS'_s, \mathcal{S}'_s, M'_s) \wedge \\ & \varphi \subseteq \varphi' \wedge \Phi_{cp}(\varphi', \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \circ) \end{aligned}$$

LEMMA 11.4 (MATCH STATE CP PRESERVING - NON-ATOMIC READ/WRITE).

$$\begin{aligned} & \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta, TS'_t, \mathcal{S}'_t, M'_t, te. \\ & \Phi_{cp}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\ & \iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{te} (TS'_t, \mathcal{S}'_t, M'_t) \wedge te \in \{R(\text{na}, x, \_), W(\text{na}, x, \_)\} \\ \implies & \exists TS'_s, \mathcal{S}'_s, M'_s. \\ & \iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{te} (TS'_s, \mathcal{S}'_s, M'_s) \wedge \\ & \Phi_{cp}(\varphi, \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \bullet) \end{aligned}$$

LEMMA 11.5 (MATCH STATE CP PRESERVING - TAU).

$$\begin{aligned} & \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta, TS'_t, \mathcal{S}'_t, M'_t, te. \\ & \Phi_{cp}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\ & \iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{\tau} (TS'_t, \mathcal{S}'_t, M'_t) \\ \implies & \exists TS'_s, \mathcal{S}'_s, M'_s, te. \\ & \iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{te} (TS'_s, \mathcal{S}'_s, M'_s) \wedge te \in \{\tau, R(\text{na}, x, \_)\} \wedge \\ & \Phi_{cp}(\varphi, \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \bullet) \end{aligned}$$

LEMMA 11.6 (MATCH STATE CP PRESERVING - RELY).

$$\begin{aligned} & \forall \iota, \varphi, \varphi', TS_t, TS_s, \mathbb{S} = (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s), \mathbb{S}' = (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s). \\ & \Phi_{cp}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \circ) \wedge \\ & R(\iota, (\varphi, \mathbb{S}), (\varphi', \mathbb{S}'), TS_t.P, TS_s.P) \wedge I_{cp}(\iota, \varphi', \mathbb{S}') \\ \implies & \Phi_{cp}(\varphi', \iota, (TS_t, \mathcal{S}'_t, M'_t), (TS_s, \mathcal{S}'_s, M'_s), \circ) \end{aligned}$$

LEMMA 11.7 (MATCH STATE IMPLIES ABORT PRESERVING).

$$\begin{aligned} & \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta. \\ & \Phi_{cp}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\ & \iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow \mathbf{abort} \\ \implies & \iota \vdash (TS_s, \mathcal{S}_s, M_s) \longrightarrow \mathbf{abort} \end{aligned}$$

$$\begin{aligned}
\varphi(T_1, T_2) &\triangleq \forall x. \varphi(x, T_1(x)) = T_2(x) \\
\varphi(V_1, V_2) &\triangleq \varphi(V_1.T_{na}, V_2.T_{na}) \wedge \varphi(V_1.T_{rlx}, V_2.T_{rlx}) \\
\varphi(m_t, m_s) &\triangleq m_t.\text{var} = m_s.\text{var} \wedge \varphi(m_t.\text{var}, m_t.\text{to}) = m_s.\text{to} \wedge \\
&\quad \varphi(m_t.\text{view}, m_s.\text{view}) \\
\varphi, \iota \vdash M_t \sim M_s &\triangleq (\forall m_t \in M_t. \exists m_s \in M_s. \varphi(m_t, m_s)) \wedge \\
&\quad \text{dom}(\varphi) = \llbracket M_t \rrbracket \wedge \text{mon}(\varphi) \wedge (\forall \langle x : (f, t] \rangle \in M_s. x \in \iota)
\end{aligned}$$

Fig. 36. Auxiliary definitions in defining  $I_{dce}$ 

## 11.2 Correctness proof of Dead Code Elimination

*Invariant in dead code elimination.* We instantiate the invariant for shared memory in proof of dead code elimination.


*Definition 11.8 (Invariant in dead code elimination proof).*

$$\begin{aligned}
I_{dce}(\iota, \varphi, (S_t, M_t, S_s, M_s)) &\triangleq \varphi(S_t, S_s) \wedge (\varphi, \iota \vdash M_t \sim M_s) \wedge \\
&\quad (\forall x \notin \iota, t > 0. \langle x : v@(\_, t], \_ \rangle \in M_t. \\
&\quad \implies \exists \langle x : v@(f', t'], \_ \rangle \in M_s, t_r. \\
&\quad \quad \varphi(x, t) = t' \wedge t_r < f' \wedge \\
&\quad \quad (\forall m \in M_s(x). m.\text{to} \leq t'_r \vee t' \leq m.\text{from}))
\end{aligned}$$

The most important restriction in  $I_{dce}$  is the item (3), which says that each message that does not in the initial state and has a corresponding message in target memory reserves a timestamp interval before it. Consider the following dead code elimination code transformation.

$$\begin{array}{ll}
x_{na} := 1; & \text{skip;} \\
x_{na} := 2; & \rightsquigarrow x_{na} := 2; \\
r := x; & r := x;
\end{array}$$

If we want to establish the simulation relation for the above program as the following form, we will find that the problem will arise.



Consider that the target thread executes "skip" and the source thread executes " $x_{na} := 1$ " corresponding. The execution of the source thread will generate a message valued 1. Establishing such simulation requires us to find a place to insert such message.

To handle such problem, we need to depict the timestamps reserved for inserting messages generated by the execution of the source thread. Consider that the states of the target memory and the source memory before the target thread executing "skip" and the source thread executing " $x_{na} := 1$ " are shown in Fig. 37. The message valued 5 and the message valued 8 are generated by other threads. Now, we can find the proper place to insert the messages generated by the source thread from the timestamp reserved.

- Consider that the target thread executes "skip" and the source thread executes " $x_{na} := 1$ ". We find that the next message of the latest message viewed by the target thread is the message valued 8. From  $\varphi_r$ , we




Fig. 37. Timestamps reservation for source writes




Fig. 38. Function of timestamps reservation for source write - I

know that the range of timestamps from  $f_r$  to the lower bound  $f'$  of the message valued 8 in the source memory are reserved. Thus, we can insert the message generated by the execution of " $x_{na} := 1$ " as shown in Fig. 38. For example, the new message can have the form " $\langle x : 1 @ (f_r, (f_r + f')/2], V_{\perp} \rangle$ ". Note that the source thread does not need to care about the message valued 5, which is generated by a redundant write of the other thread.

- Then, we consider that the target and source threads both execute " $x_{na} := 2$ ". We find that the next message of the message generated by " $x_{na} := 2$ " in the target memory is the message valued 8. From the invariant, we know that the range of timestamps from  $f'_r$  to the lower bound of the message valued 8 in the source memory are reserved. Thus, we can insert the message of " $x_{na} := 2$ " as shown in Fig. 39. Inserting message generated by the execution of " $x_{na} := 2$ " still needs to reserve some timestamps previous it. For example, the new message can have the form as " $\langle x : 2 @ ((f'_r + t')/2, t'], V_{\perp} \rangle$ ", where  $t' = (f' + f'_r)/2$ . The range  $(f'_r, (f'_r + t')/2]$  is reserved for inserting messages.






Fig. 39. Function of timestamps reservation for source write - II




Fig. 40. Necessity to require no reservation on non-atomic locations

We also require that there is no reservations on non-atomic locations in  $\varphi, \iota \vdash M_t \sim M_s$  defined in Fig. 36. It forbids that other source threads insert some new messages, that have corresponding messages in the target level, to break the item (1) in the step invariant. Consider the condition in Fig. 40. The execution of the environment (Rely condition) may cancel such reservation and insert new message between the message valued 0 and 5. It will break the item (1) in the step invariant as shown in Fig. 41.

*Match state in dead code elimination proof.* We define the match state in proving dead code elimination. Some auxiliary definitions that will be used in defining match state are shown in Fig. 42. We define the match state in Fig. 43.

*Correctness proof of dead code elimination.* To prove that correctness of dead code elimination, we need to prove that the following Lemma. 11.9 holds.




Fig. 41. Necessity to require no reservation on non-atomic locations - II

$$\text{covered\_C}(x, t', M_s) \triangleq \exists \langle x : v@(f, t], V \rangle \in M_s. t' \in (f, t]$$

$$\begin{aligned} \text{TM}(\varphi, x, T_t, (T_s, M_s)) &\triangleq (\forall (x, t) \in \text{dom}(\varphi). T_t(x) < t \implies T_s(x) < \varphi(x, t)) \wedge \\ &\quad (\exists t'. \varphi(x, T_t(x)) = t' \wedge t' \leq T_s(x) \wedge (\forall t_0 \in (t', T_s(x)]. \text{covered\_C}(x, t_0, M_s))) \end{aligned}$$

$$\text{InvView}_{dce}(\varphi, \iota, \mathcal{V}_t, (\mathcal{V}_s, M_s)) \triangleq$$

(\* For current view \*)

$$\begin{aligned} &(\forall x \in \iota. (\varphi(x, \text{cur}_t.T_{na}(x)) = \text{cur}_s.T_{na}(x) \wedge \varphi(x, \text{cur}_t.T_{rlx}(x)) = \text{cur}_s.T_{rlx}(x))) \wedge \\ &(\forall x \notin \iota. \text{TM}(\varphi, x, \text{cur}_t.T_{rlx}, (\text{cur}_s.T_{rlx}, M_s))) \wedge \end{aligned}$$

(\* For acquire view \*)

$$\begin{aligned} &(\forall x \in \iota. (\varphi(x, \text{acq}_t.T_{na}(x)) = \text{cur}_s.T_{na}(x) \wedge \varphi(x, \text{acq}_t.T_{rlx}(x)) = \text{cur}_s.T_{rlx}(x))) \wedge \\ &(\forall x \notin \iota. \text{TM}(\varphi, x, \text{acq}_t.T_{rlx}, (\text{acq}_s.T_{rlx}, M_s))) \wedge \end{aligned}$$

(\* For release view \*)

$$(\forall x. x \in \iota \implies \varphi(\text{rel}_t(x), \text{rel}_s(x)))$$

$$\text{where } \mathcal{V}_t = (\text{cur}_t, \text{acq}_t, \text{rel}_t) \text{ and } \mathcal{V}_s = (\text{cur}_s, \text{acq}_s, \text{rel}_s)$$

$$\begin{aligned} (\varphi, \mathcal{V}_t, \mathcal{V}_s) &\models \{x\} \triangleq \\ &\varphi(x, \mathcal{V}_t.\text{cur}.T_{na}(x)) = \mathcal{V}_s.\text{cur}.T_{na}(x) \wedge \varphi(x, \mathcal{V}_t.\text{acq}.T_{na}(x)) = \mathcal{V}_s.\text{acq}.T_{na}(x) \wedge \\ &\varphi(x, \mathcal{V}_t.\text{cur}.T_{rlx}(x)) = \mathcal{V}_s.\text{cur}.T_{rlx}(x) \wedge \varphi(x, \mathcal{V}_t.\text{acq}.T_{rlx}(x)) = \mathcal{V}_s.\text{acq}.T_{rlx}(x) \end{aligned}$$

$$(R_t, R_s) \models \{r\} \triangleq R_t(r) = R_s(r)$$

$$\begin{aligned} (\varphi, (R_t, \mathcal{V}_t), (R_s, \mathcal{V}_s)) &\models L_{nl} \triangleq \\ &(\forall x \notin L_{nl}. (\varphi, \mathcal{V}_t, \mathcal{V}_s) \models \{x\}) \wedge (\forall r \notin L_{nl}. (R_t, R_s) \models \{r\}) \end{aligned}$$

$$\varphi, \iota \vdash P_t \sim_{dce} P_s \triangleq [P_t]_{\iota} \approx [P_s]_{\iota} \wedge \varphi(P_t) = \llbracket P_s \rrbracket \wedge (\forall m \in \tilde{P}_t. m.\text{from} < m.\text{to})$$

Fig. 42. Auxiliary definitions in match state for dead code elimination

$$\begin{array}{c}
\text{cur\_acq}(\iota, \varphi, (\text{cur}_t, \text{acq}_t), (\text{cur}_s, \text{acq}_s)) \triangleq \\
\forall x \notin \iota. (\text{cur}_t.T_{\text{rlx}}(x) < \text{acq}_t.T_{\text{rlx}}(x) \wedge \varphi(x, \text{acq}_t.T_{\text{rlx}}(x)) = \text{acq}_s.T_{\text{rlx}}(x)) \vee \\
(\text{cur}_t.T_{\text{rlx}}(x) = \text{acq}_t.T_{\text{rlx}}(x) \wedge \text{cur}_s.T_{\text{rlx}}(x) = \text{acq}_s.T_{\text{rlx}}(x)) \\
\\
\frac{\text{Lv\_Analyzer}(C_s) = \mathbb{L}_l \quad \text{TransC}_d(C_s, \mathbb{L}_l) = C_t \quad \text{TransB}_d(B_s, \mathbb{L}_l(l)[i+1 \dots]) = B_t}{\varphi, \iota \vdash ((R_t, B_t, C_t), \mathcal{V}_t) \sim_{dce} ((R_s, B_s, C_s), \mathcal{V}_s)} \\
\\
\frac{\forall \mathcal{V}_t, \mathcal{V}_s, \varphi'. (\varphi', (R_t, \mathcal{V}_t), (R_s, \mathcal{V}_s)) \models \emptyset \implies \varphi', \iota \vdash ((R_t, B_t, C_t), \mathcal{V}_t) \sim_{dce} ((R_s, B_s, C_s), \mathcal{V}_s)}{K_t = K_s = \epsilon} \\
\\
\frac{\varphi, \iota \vdash K_t \sim_{dce} K_s \quad \varphi, \iota \vdash K'_t \sim_{dce} K'_s}{\varphi, \iota \vdash ((R_t, B_t, C_t) :: K'_t) \sim_{dce} ((R_s, B_s, C_s) :: K'_s)} \\
\\
\frac{\text{PLv\_Analyzer}(\pi_s) = A \quad \text{Translater}_d(\pi_s, A) = \pi_t \quad \varphi, \iota \vdash ((R_t, B_t, C_t), \mathcal{V}_t) \sim_{dce} ((R_s, B_s, C_s), \mathcal{V}_s) \quad \varphi, \iota \vdash K_t \sim_{dce} K_s}{\varphi, \iota \vdash ((R_t, B_t, C_t, K_t, \pi_t), \mathcal{V}_t) \sim_{dce} ((R_s, B_s, C_s, K_s, \pi_s), \mathcal{V}_s)} \\
\\
\frac{I_{dce}(\varphi', \iota, (\mathcal{S}_t, M_t), (\mathcal{S}_s, M_s)) \quad [M_t]_{\iota} \approx [M_s]_{\iota} \quad \varphi', \iota \vdash (TS_t.\sigma, TS_t.\mathcal{V}_t) \sim_{dce} (TS_s.\sigma, TS_s.\mathcal{V}_t) \quad \varphi, \iota \vdash TS_t.P \sim TS_s.P}{\text{cur\_acq}(\iota, \varphi, (TS_t.\mathcal{V}.cur, TS_t.\mathcal{V}.acq), (TS_s.\mathcal{V}.cur, TS_s.\mathcal{V}.acq))} \\
\\
\frac{}{\Phi_{dce}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta)}
\end{array}$$

Fig. 43. Match state for dead code elimination

LEMMA 11.9 (WELL-DEFINED DEAD CODE ELIMINATION).

$$\forall \pi_s, \pi_t, \iota. \text{DCE}(\pi_s, \iota) = \pi_t \implies I_{dce}, \iota \models \pi_t \preceq \pi_s$$

PROOF. Prove by applying Lemma. 11.10. □

LEMMA 11.10 (MATCH STATE IMPLIES SIMULATION - DEAD CODE ELIMINATION).

$$\begin{array}{c}
\forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta. \\
\Phi_{dce}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \\
\implies I_{dce}, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \emptyset} (TS_s, \mathcal{S}_s, M_s)
\end{array}$$

PROOF. Prove by cofix and applying Lemma. 11.11, 11.12, 11.13 and 11.14. □

LEMMA 11.11 (MATCH STATE DCE PRESERVING - TAU).

$$\begin{array}{c}
\forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta, TS'_t, \mathcal{S}'_t, M'_t, rc. \\
\Phi_{dce}(\varphi, I_{dce}, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\
\iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{\tau} (TS'_t, \mathcal{S}'_t, M'_t) \\
\implies (\exists TS'_s, \mathcal{S}'_s, M'_s. \\
\iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{na} (TS'_s, \mathcal{S}'_s, M'_s) \wedge \\
\Phi_{dce}(\varphi, \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \bullet)) \vee \\
\iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{na} \text{abort}
\end{array}$$

LEMMA 11.12 (MATCH STATE DCE PRESERVING - NA).

$$\begin{aligned}
& \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta, TS'_t, \mathcal{S}'_t, M'_t, te \in \{R(\text{na}, x, \_), W(\text{na}, x, \_)\}. \\
& \quad \Phi_{dce}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\
& \quad \iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{te} (TS'_t, \mathcal{S}'_t, M'_t) \\
& \implies \exists TS'_s, \mathcal{S}'_s, M'_s. \\
& \quad \iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{te} (TS'_s, \mathcal{S}'_s, M'_s) \wedge \\
& \quad \Phi_{dce}(\varphi, \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \bullet)
\end{aligned}$$

LEMMA 11.13 (MATCH STATE DCE PRESERVING - ATM).

$$\begin{aligned}
& \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta, TS'_t, \mathcal{S}'_t, M'_t, te \in AT. \\
& \quad \Phi_{dce}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\
& \quad \iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{te} (TS'_t, \mathcal{S}'_t, M'_t) \\
& \implies \exists TS'_s, \mathcal{S}'_s, M'_s. \\
& \quad \iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{te} (TS'_s, \mathcal{S}'_s, M'_s) \wedge \\
& \quad \Phi_{dce}(\varphi, \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \circ)
\end{aligned}$$

LEMMA 11.14 (MATCH STATE DCE PRESERVING - RELY).

$$\begin{aligned}
& \forall \iota, \varphi, \varphi', TS_t, TS_s, \mathbb{S} = (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s), \mathbb{S}' = (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s). \\
& \quad \Phi_{dce}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \circ) \wedge \\
& \quad R(\iota, (\varphi, \mathbb{S}), (\varphi', \mathbb{S}'), TS_t.P, TS_s.P) \wedge I_{dce}(\iota, \varphi', \mathbb{S}') \\
& \implies \Phi_{dce}(\varphi', \iota, (TS_t, \mathcal{S}'_t, M'_t), (TS_s, \mathcal{S}'_s, M'_s), \circ)
\end{aligned}$$

$$\begin{aligned}
V \leq V' &\triangleq V.T_{\text{na}} \leq V'.T_{\text{na}} \wedge V.T_{\text{rlx}} \leq V'.T_{\text{rlx}} \\
\mathcal{V} \leq \mathcal{V}' &\triangleq \text{cur} \leq \text{cur}' \wedge \text{acq} \leq \text{acq}' \wedge (\forall x. \text{rel}(x) \leq \text{rel}'(x)) \\
&\text{where } \mathcal{V} = (\text{cur}, \text{acq}, \text{rel}) \text{ and } \mathcal{V}' = (\text{cur}', \text{acq}', \text{rel}') \\
M \leq M' &\triangleq M \approx M' \wedge \\
&(\forall \langle x : v@(f, t], V \rangle \in M. \exists V'. \langle x : v@(f, t], V' \rangle \in M' \wedge V \leq V') \\
\frac{M_s \leq M_t \quad \mathcal{S}_s \leq \mathcal{S}_t \quad \|M_t\| = \text{dom}(\varphi) \quad (\forall (x, t) \in \text{dom}(\varphi). \varphi(x, t) = t)}{I_{\text{licm}}(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s))}
\end{aligned}$$

Fig. 44. Invariant in loop invariant code motion

$$\begin{aligned}
\text{wdph}(B_t, f_{\text{entry}}, C_s, \iota) &::= \begin{cases} \text{wdph}(B'_t, f_{\text{entry}}, C_s, \iota) & \text{if } B_t = r := e, B'_t \text{ and } r \notin \text{fv}(C_s) \\ \text{wdph}(B'_t, f_{\text{entry}}, C_s, \iota) & \text{if } B_t = r := x_{\text{na}}, B'_t \text{ and } \\ & r \notin \text{fv}(C_s) \text{ and } \iota(x) = \text{na} \\ \text{true} & \text{if } B_t = \text{jmp } f_{\text{entry}} \\ \text{false} & \text{otherwise} \end{cases} \\
\frac{}{\text{ptB\_ph\_rel}((c, B_t), (c, B_s), \text{pre-header})} &\quad \frac{\text{pre-header}(f) = f'}{\text{ptB\_ph\_rel}(\text{jmp } f', \text{jmp } f, \text{pre-header})} \\
\frac{\text{pre-header}(f_1) = f'_1}{\text{ptB\_ph\_rel}((\text{be } e, f_1, f_2), (\text{be } e, f'_1, f_2), \text{pre-header})} &\quad \frac{\text{pre-header}(f_2) = f'_2}{\text{ptB\_ph\_rel}((\text{be } e, f_1, f_2), (\text{be } e, f_1, f'_2), \text{pre-header})} \\
\frac{\text{pre-header}(f_1) = f'_1 \quad \text{pre-header}(f_2) = f'_2}{\text{ptB\_ph\_rel}((\text{be } e, f_1, f_2), (\text{be } e, f'_1, f'_2), \text{pre-header})}
\end{aligned}$$

Fig. 45. Auxiliary definitions in the match state of loop invariant code motion proof

### 11.3 Correctness proof of Loop Invariant Code Motion

*Invariant in loop invariant code motion.* We show the invariant  $I_{\text{licm}}$  for shared resource in Fig. 44.

*Match state in loop invariant code motion.* We define the match state in loop invariant code motion in Fig. 46. Some auxiliary definitions in defining loop invariant code motion are shown in Fig. 45.

*Correctness proof of loop invariant code motion.* We present the correctness proof of loop invariant code motion in the following.

LEMMA 11.15 (WELL-DEFINED LOOP INVARIANT CODE MOTION).

$$\forall \pi_s, \pi_t, \iota. \text{Trans\_licm}(\pi_s, \iota) = \pi_t \implies I_{\text{licm}}, \iota \models \pi_t \preceq \pi_s$$

PROOF. From the premises, we have the following.

$$\text{Trans\_licm}(\pi_s, \iota) = \pi_t \tag{1}$$

$$\begin{array}{c}
\text{TransC}'(C_s, \emptyset, \text{loops}, \text{loops}) = (C_t, \text{pre-header}) \\
\text{loops\_P}(f) = \text{loops} \quad \forall r \in \text{fv}(C_s). R_t(r) = R_s(r) \quad \text{fv}(B_s) \subseteq \text{fv}(C_s) \\
B_t = B_s \vee \text{ptB\_ph\_rel}(B_t, B_s, \text{pre-header}) \\
\hline
\text{loops\_P}, \iota \vdash (R_t, B_t, C_t, \pi_t) \sim_{\text{licm}} (R_s, B_s, C_s, \pi_s) \\
\\
\text{TransC}'(C_s, \emptyset, \text{loops}, \text{loops}) = (C_t, \text{pre-header}) \\
\text{loops\_P}(f) = \text{loops} \quad \forall r \in \text{fv}(C_s). R_t(r) = R_s(r) \\
\text{wdph}(B_t, f_{\text{entry}}, C_s, \iota) \quad C_s(f_{\text{entry}}) = B_s \\
\hline
\text{loops\_P}, \iota \vdash (R_t, B_t, C_t, \pi_t) \sim_{\text{licm}} (R_s, B_s, C_s, \pi_s) \\
\\
\begin{array}{c}
K_t = (R_t, B_t, C_t) :: K'_t \quad K_s = (R_s, B_s, C_s) :: K'_s \\
\text{TransC}'(C_s, \emptyset, \text{loops}, \text{loops}) = (C_t, \text{pre-header}) \\
\text{loops\_P}(f) = \text{loops} \quad \forall r \in \text{fv}(C_s). R_t(r) = R_s(r) \quad \text{fv}(B_s) \subseteq \text{fv}(C_s) \\
B_t = B_s \vee \text{ptB\_ph\_rel}(B_t, B_s, \text{pre-header}) \\
\text{loops}, \iota \vdash (K'_t, \pi_t) \sim_{\text{licm}} (K'_s, \pi_s)
\end{array} \\
\hline
\begin{array}{c}
K_t = K_s = \emptyset \\
\text{loops\_P}, \iota \vdash (K_t, \pi_t) \sim_{\text{licm}} (K_s, \pi_s)
\end{array}
\end{array}$$

$$\begin{array}{c}
\text{Trans\_licm}(\pi_s, \iota) = \pi_t \quad \text{det\_loop\_inv}(\pi_s, \iota) = \text{loops\_P} \\
\text{loops\_P}, \iota \vdash (R_t, B_t, C_t, \pi_t) \sim_{\text{licm}} (R_s, B_s, C_s, \pi_s) \quad \text{loops\_P}, \iota \vdash (K_t, \pi_t) \sim_{\text{licm}} (K_s, \pi_s) \\
\hline
\iota \vdash (R_t, B_t, C_t, K_t, \pi_t) \sim_{\text{licm}} (R_s, B_s, C_s, K_s, \pi_s) \\
\\
\frac{\iota \vdash \sigma_t \sim_{\text{licm}} \sigma_s \quad \mathcal{V}_s \leq \mathcal{V}_t \quad P_s = P_t}{\iota \vdash (\sigma_t, \mathcal{V}_t, P_t) \sim_{\text{licm}} (\sigma_s, \mathcal{V}_s, P_s)} \\
\\
\frac{I_{\text{licm}}(\iota, \varphi', (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \quad \iota \vdash TS_t \sim_{\text{licm}} TS_s \quad (\beta = \circ \wedge \varphi = \varphi') \vee (\beta = \bullet \wedge \varphi \subseteq \varphi') \quad \llbracket TS_t.P \rrbracket \subseteq \text{dom}(\varphi)}{\Phi_{\text{licm}}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta)}
\end{array}$$

Fig. 46. Match state in loop invariant code motion proof

We need to prove the following.

$$I_{\text{licm}}, \iota \models \pi_t \preceq \pi_s \quad (\text{g})$$

We unfold (g) and need to prove the following.

$$I_{\text{licm}}(\iota, \varphi_0, (\mathcal{S}_\perp, M_0, \mathcal{S}_\perp, M_0)) \quad (\text{g1})$$

$$\begin{array}{l}
\forall \sigma_t, f. \text{Init}(\pi_t, f) = \sigma_t \implies \\
\exists \sigma_s. \text{Init}(\pi_s, f) = \sigma_s \wedge I_{\text{licm}}, \iota \models ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0) \preceq_{\varphi}^{\circ, \emptyset} ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0)
\end{array} \quad (\text{g2})$$

The goal (g1) can be proved by definitions directly.

We focus on the correctness proof of (g2). We have the following assumptions.

$$I_{\text{licm}}(\iota, \varphi_0, (\mathcal{S}_\perp, M_0, \mathcal{S}_\perp, M_0)) \quad (2)$$

$$\text{Init}(\pi_t, f) = \sigma_t \quad (3)$$

By applying Lemma. 11.16 on (3), (2) and (1), we have that there exists  $\sigma_s$  such that:

$$\text{Init}(\pi_s, f) = \sigma_s \quad (4)$$

$$\Phi_{licm}(\varphi_0, \iota, ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0), ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0), \circ, \emptyset) \quad (5)$$

By applying Lemma. 11.17 on (5), we have the following.

$$I_{licm}, \iota \models ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0) \preceq_{\varphi_0}^{\circ, \emptyset} ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_\perp, M_0) \quad (6)$$

From (4) and (6), we finish the proof.  $\square$

LEMMA 11.16 (MATCH STATE HOLDING IN INITIAL STATE - LICM).

$$\begin{aligned} & \forall \pi_t, f, \sigma_t, \varphi, \iota, \mathcal{S}_t, M_t, \mathcal{S}_s, M_s. \\ & \text{Init}(\pi_t, f) = \sigma_t \wedge I_{licm}(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \wedge \\ & \text{Trans}_{licm}(\pi_s, f) = \pi_t \\ \implies & \exists \sigma_s. \text{Init}(\pi_s, f) = \sigma_s \wedge \\ & \Phi_{licm}(\varphi, \iota, ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_t, M_t), ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_s, M_s), \circ) \end{aligned}$$

PROOF. From the premises, we have the following.

$$\text{Init}(\pi_t, f) = \sigma_t \quad (1)$$

$$I_{licm}(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \quad (2)$$

$$\text{Trans}_{licm}(\pi_s, f) = \pi_t \quad (3)$$

We unfold (1) and have that there exist  $C_t, B_t$  and  $f_t$  such that:

$$\sigma_t = (R_\perp, B_t, C_t, \epsilon, \pi_t) \quad (1.1)$$

$$\pi_t(f) = (C_t, f_t) \quad (1.2)$$

$$C_t(f_t) = B_t \quad (1.3)$$

We unfold (3) and have that there exists  $\text{loops\_P}$  such that:

$$\text{loops\_P} = \text{det\_loop\_inv}(\pi_s, \iota) \quad (3.1)$$

$$\begin{aligned} & \forall f, C_t, f_t. \pi_t(f) = (C_t, f_t) \implies \\ & \exists C_s, f_s, \text{loops}. \\ & \text{loops\_P}(f) = \text{loops} \wedge \pi_s(f) = (C_s, f_s) \wedge \\ & \text{TransC}(C_s, f_s, \text{loops}) = (C_t, f_t) \end{aligned} \quad (3.2)$$

We apply (3.2) on (1.2) and have that there exist  $C_s, f_s$  and  $\text{loops}$  such that:

$$\text{loops\_P}(f) = \text{loops} \quad (4)$$

$$\pi_s(f) = (C_s, f_s) \quad (5)$$

$$\text{TransC}(C_s, f_s, \text{loops}) = (C_t, f_t) \quad (6)$$

We unfold (6) and have that there exists pre-header such that:

$$\text{TransC}'(C_s, \emptyset, \text{loops}, \text{loops}) = (C_t, \text{pre-header}) \quad (7)$$

We discuss whether  $f_s$  is in the domain of pre-header.

- We first consider that  $f_s$  is in the domain of pre-header.

$$\text{pre-header}(f_s) = f_t \quad (8)$$

From Lemma. 10.1, we have the following.

$$\begin{aligned} \forall(l_{\text{entry}}, l_{\text{exit}}, \text{loop\_inv}) \in \text{loops}, (\_, r) \in \text{loop\_inv}. \\ r \notin \text{fv}(C_s) \wedge l_{\text{entry}} \in \text{dom}(C_s) \wedge l_{\text{exit}} \in \text{dom}(C_s) \wedge \\ (\forall(x, \_) \in \text{loop\_inv}. x \notin \iota) \end{aligned} \quad (9)$$

By applying Lemma. 11.18 on (8), (1.3) (9) and (7), we have that there exists  $B_s$  such that:

$$C_s(f_s) = B_s \quad (8.1)$$

$$\text{wdph}(B_t, f_s, C_s, \iota) \quad (8.2)$$

From (5) and (8.1), we have that there exists  $\sigma_s$  such that:

$$\sigma_s = (R_\perp, B_s, C_s, \epsilon, \pi_s) \quad (10)$$

$$\text{Init}(\pi_s, f) = \sigma_s \quad (11)$$

We focus on the proof of the match state holding.

$$\Phi_{\text{licm}}(\varphi, \iota, ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_t, M_t), ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_s, M_s), \circ) \quad (\text{g1})$$

We unfold (g1) and we need to prove that the following hold.

$$I_{\text{licm}}(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \quad (\text{g1.1})$$

$$((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_t, M_t) \sim_{\text{licm}} ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_s, M_s) \quad (\text{g1.2})$$

From (2), we prove (g1.1). We unfold (g1.2) and we need to prove the following.

$$\text{Trans\_licm}(\pi_s, \iota) = \pi_t \quad (\text{g1.2.1})$$

$$\text{det\_loop\_inv}(\pi_s, \iota) = \text{loops\_P} \quad (\text{g1.2.2})$$

$$\text{loops\_P} \vdash (R_\perp, B_t, C_t, \pi_t) \sim_{\text{licm}} (R_\perp, B_s, C_s, \pi_s) \quad (\text{g1.2.3})$$

From (3), we prove (g1.2.1). From (3.1), we prove (g1.2.2). From (7), (4), (8.2) and (8.1), we prove (g1.2.3).

- Then, we consider that  $f_s$  is not in the domain of pre-header.

$$f_s = f_t \quad (12)$$

By applying Lemma. 11.19 on (1.3) and (7), we have that there exists  $B_s$  such that:

$$C_s(f_s) = B_s \quad (12.1)$$

$$(B_t = B_s \vee \text{ptB\_ph\_rel}(B_t, B_s, \text{pre-header})) \quad (12.2)$$

From (5) and (12.1), we have that there exists  $\sigma_s$  such that:

$$\sigma_s = (R_\perp, B_s, C_s, \epsilon, \pi_s) \quad (13)$$

$$\text{Init}(\pi_s, f) = \sigma_s \quad (14)$$

We focus on the proof of the match state holding.

$$\Phi_{\text{licm}}(\varphi, \iota, ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_t, M_t), ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_s, M_s), \circ) \quad (\text{g2})$$

We unfold (g2) and we need to prove that the following hold mainly.

$$I_{\text{licm}}(\iota, \varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \quad (\text{g2.1})$$

$$\iota \vdash ((\sigma_t, \mathcal{V}_\perp, \emptyset), \mathcal{S}_t, M_t) \sim_{\text{licm}} ((\sigma_s, \mathcal{V}_\perp, \emptyset), \mathcal{S}_s, M_s) \quad (\text{g2.2})$$



From (2), we prove (g2.1). We unfold (g2.2) and we need to prove the following.

$$\text{Trans\_licm}(\pi_s, \iota) = \pi_t \quad (\text{g2.2.1})$$

$$\text{det\_loop\_inv}(\pi_s, \iota) = \text{loops\_P} \quad (\text{g2.2.2})$$

$$\text{loops\_P} \vdash (R_\perp, B_t, C_t, \pi_t) \sim_{\text{licm}} (R_\perp, B_s, C_s, \pi_s) \quad (\text{g2.2.3})$$

From (3), we prove (g1.2.1). From (3.1), we prove (g1.2.2). From (7), (4), (12.1) and (12.2), we prove (g2.2.3).  $\square$

LEMMA 11.17 (MATCH STATE IMPLIES SIMULATION - LICM).

$$\begin{aligned} & \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta. \\ & \Phi_{\text{licm}}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \\ & \implies I_{\text{licm}}, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \emptyset} (TS_s, \mathcal{S}_s, M_s) \end{aligned}$$

PROOF. By co-fix. From the premises, we have the following.

$$\Phi_{\text{licm}}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \quad (1)$$

We need to prove the following.

$$I_{\text{licm}}, \iota \models (TS_t, \mathcal{S}_t, M_t) \preceq_{\varphi}^{\beta, \emptyset} (TS_s, \mathcal{S}_s, M_s) \quad (\text{g})$$

We unfold (g) and need to prove the following.

- The invariant between the target thread and source thread configurations holds.

$$\text{SI}(\iota, \varphi, (TS_t, M_t), (TS_s, M_s), \emptyset) \quad (\text{g1})$$

We prove (g1) by applying Lemma 11.20.

- for any  $TS'_t, \mathcal{S}'_t, M'_t$  and  $te$ , if

$$\iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{te} (TS'_t, \mathcal{S}'_t, M'_t) \quad (2)$$

We need to prove the following.

- if  $te \in AT$ , we need to prove that there exist  $TS'_s, \mathcal{S}'_s, M'_s$  and  $\varphi'$  such that:

$$\iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{na, *} \xrightarrow{te} (TS'_s, \mathcal{S}'_s, M'_s) \quad (\text{g2.1})$$

$$\varphi \subseteq \varphi' \wedge I_{\text{licm}}(\iota, \varphi', (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s)) \quad (\text{g2.2})$$

$$I_{\text{licm}}, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\circ, \emptyset} (TS'_s, \mathcal{S}'_s, M'_s) \quad (\text{g2.3})$$

We finish the proof by applying Lemma 11.21 on (1) and (2) and from co-inductive hypothesis.

- if  $te \in NA$ , there exist  $TS'_s, \mathcal{S}'_s, M'_s$ , and  $\mathcal{D}_1$ , such that:

$$(TS_t.P, M_t), (TS'_t.P, M'_t) \vdash \emptyset \xrightarrow{te} \mathcal{D}_1 \quad (\text{g3.1})$$

$$\iota \vdash (TS_s, \mathcal{S}_s, M_s, \mathcal{D}_1) \xrightarrow{na, *} (TS'_s, \mathcal{S}'_s, M'_s, \emptyset) \quad (\text{g3.2})$$

$$I_{\text{licm}}, \iota \models (TS'_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\bullet, \emptyset} (TS'_s, \mathcal{S}'_s, M'_s) \quad (\text{g3.3})$$

We finish the proof from Lemma 11.22 and co-inductive hypothesis.

- The case that  $te \in PRC$  is simpler. Thus, we omit the proof details.

- If  $\beta = \circ$ , let  $\mathbb{S} = (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)$  and we need to prove that for any  $\varphi'$  and  $\mathbb{S}' = (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s)$ , if

$$R(\iota, (\varphi, \mathbb{S}), (\varphi', \mathbb{S}'), TS_t.P, TS_s.P) \wedge I_{licm}(\iota, \varphi', \mathbb{S}') \quad (3)$$

the following holds.

$$I_{licm}, \iota \models (TS_t, \mathcal{S}'_t, M'_t) \preceq_{\varphi'}^{\circ, \emptyset} (TS_s, \mathcal{S}'_s, M'_s) \quad (g4.2)$$

By applying Lemma. 11.23 on (1) and (3), we have the following.

$$\Phi_{licm}(\varphi', \iota, (TS_t, \mathcal{S}'_t, M'_t), (TS_s, \mathcal{S}'_s, M'_s), \circ) \quad (4)$$

We finish the proof of such case from (4) and co-inductive hypothesis.

- The done case is similar with the case that  $te \in AT$  and we omit the proof details here.
- Finally, we consider the abort case. From the premises, we have the following.

$$\iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow \mathbf{abort} \quad (5)$$

And we need to prove that there exist  $TS'_s, \mathcal{S}'_s$  and  $M'_s$  such that:

$$\iota \vdash (TS_s, \mathcal{S}_s, M) \xrightarrow{na^*} (TS'_s, \mathcal{S}'_s, M'_s) \wedge \iota \vdash (TS'_s, \mathcal{S}'_s, M'_s) \longrightarrow \mathbf{abort} \quad (g6)$$

□

LEMMA 11.18 (WELL-DEFINED PREHEADER - I).

$$\begin{aligned} & \forall \text{pre-header}, f_s, f_t, \text{loops}, C_s, C_t, B_t, \iota. \\ & \text{pre-header}(f_s) = f_t \wedge C_t(f_t) = B_t \wedge \\ & \text{TransC}'(C_s, \emptyset, \text{loops}, \text{loops}) = (C_t, \text{pre-header}) \wedge \\ & (\forall (f_{\text{entry}}, \_, \text{loop\_inv}) \in \text{loops}. f_{\text{entry}} \in \text{dom}(C_s) \wedge \\ & \quad (\forall (x, \_) \in \text{loop\_inv}. x \notin \iota)) \\ & \implies \exists B_s. C_s(f_s) = B_s \wedge \text{wdph}(B_t, f_s, C_s) \end{aligned}$$

LEMMA 11.19 (WELL-DEFINED PREHEADER - II).

$$\begin{aligned} & \forall \text{pre-header}, f_s, f_t, \text{loops}. \\ & C_t(f) = B_t \wedge \\ & \text{TransC}'(C_s, \emptyset, \text{loops}, \text{loops}) = (C_t, \text{pre-header}) \\ & \implies \exists B_s. C_s(f) = B_s \wedge \\ & \quad (B_s = B_t \vee \text{ptB\_ph\_rel}(B_t, B_s, \text{pre-header})) \end{aligned}$$

LEMMA 11.20 (MATCH STATE IMPLIES INV T - LICM).

$$\begin{aligned} & \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta. \\ & \Phi_{licm}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \\ & \implies \text{invT}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta, \emptyset) \end{aligned}$$

LEMMA 11.21 (MATCH STATE LICM PRESERVING - ATOMIC&OUTPUT).

$$\begin{aligned} & \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS'_t, \mathcal{S}'_t, M'_t, TS_s, \mathcal{S}_s, M_s, \beta, te \in (Atm \cup \{\text{out}(v)\}). \\ & \Phi_{licm}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\ & \iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow{te} (TS'_t, \mathcal{S}'_t, M'_t) \\ & \implies \exists TS'_s, \mathcal{S}'_s, M'_s, \varphi'. \\ & \quad \Phi_{licm}(\varphi', \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \circ) \wedge \\ & \quad \varphi \subseteq \varphi' \wedge \iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow{te} (TS'_s, \mathcal{S}'_s, M'_s) \end{aligned}$$

LEMMA 11.22 (MATCH STATE LICM PRESERVING - NON-ATOMIC).

$$\begin{aligned}
& \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS'_t, \mathcal{S}'_t, M'_t, TS_s, \mathcal{S}_s, M_s, \beta, ws. \\
& \Phi_{licm}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\
& \iota \vdash (TS_t, \mathcal{S}_t, M_t) \xrightarrow[ws]{na} (TS'_t, \mathcal{S}'_t, M'_t) \\
& \implies \exists TS'_s, \mathcal{S}'_s, M'_s, ws'. \\
& \Phi_{licm}(\varphi, \iota, (TS'_t, \mathcal{S}'_t, M'_t), (TS'_s, \mathcal{S}'_s, M'_s), \bullet) \wedge \\
& \iota \vdash (TS_s, \mathcal{S}_s, M_s) \xrightarrow[ws']{na} (TS'_s, \mathcal{S}'_s, M'_s) \wedge ws \subseteq ws'
\end{aligned}$$

LEMMA 11.23 (MATCH STATE LICM PRESERVING - RELY).

$$\begin{aligned}
& \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \varphi', \mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s. \\
& \Phi_{licm}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \circ) \wedge \\
& R(\iota, (\varphi, (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s), (\varphi', (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s), TS_t.P, TS_s.P)) \wedge \\
& I_{licm}(\iota, \varphi', (\mathcal{S}'_t, M'_t, \mathcal{S}'_s, M'_s)) \\
& \implies \Phi_{licm}(\varphi', \iota, (TS_t, \mathcal{S}'_t, M'_t), (TS_s, \mathcal{S}'_s, M'_s), \circ)
\end{aligned}$$

LEMMA 11.24 (MATCH STATE LICM PRESERVING ABORT STEP).

$$\begin{aligned}
& \forall \varphi, \iota, TS_t, \mathcal{S}_t, M_t, TS_s, \mathcal{S}_s, M_s, \beta. \\
& \Phi_{licm}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \wedge \\
& \iota \vdash (TS_t, \mathcal{S}_t, M_t) \longrightarrow \mathbf{abort} \\
& \implies \iota \vdash (TS_s, \mathcal{S}_s, M_s) \longrightarrow \mathbf{abort}
\end{aligned}$$

$$\frac{M_t = M_s \quad \mathcal{S}_t = \mathcal{S}_s \quad \llbracket M_t \rrbracket = \text{dom}(\varphi) \quad (\forall (x, t) \in \text{dom}(\varphi). \varphi(x, t) = t)}{I_{cse}(\iota, \varphi, (\mathcal{S}_t, M_t), (\mathcal{S}_s, M_s))}$$

Fig. 47. Invariant in common subexpression elimination proof

$$\begin{aligned} (R, \mathcal{V}, M) \models (r, e) &::= R(r) = \llbracket e \rrbracket_R \\ (R, \mathcal{V}, M) \models (r, x, t) &::= \langle x : R(r) @ (\_, t], \_ \rangle \in M \wedge (\mathcal{V}.cur.T_{na}(x) \leq t \leq \mathcal{V}.cur.T_{rlx}(x)) \\ (R, \mathcal{V}, M) \models_{\iota} L_a &::= (\forall (r, e) \in L_a. (R, \mathcal{V}, M) \models_{\iota} (r, e)) \wedge \\ &\quad (\forall (r, x) \in L_a. (R, \mathcal{V}, M) \models (r, x) \wedge x \notin \iota) \end{aligned}$$

$$\begin{aligned} &\text{Ave\_Analyzer}(C_s, l_0) = \mathbb{L}_a \quad \text{TransC}_{cse}(C_s, \mathbb{L}_a) = C_t \\ &B_s = C_s(l)[i \dots] \quad \text{TransB}_{cse}(B_s, LB_a) = B_t \\ &R_t = R_s \quad (R_s, \mathcal{V}_s, M_s) \models_{\iota} \text{IN}[LB_a] \\ &\forall l_p \in \text{succ}(B_s). \text{OUT}[LB_a] \geq \text{IN}[\mathbb{L}_a(l_p)] \\ &\hline &\mathcal{V}_s, M_s, \iota \vdash (R_t, B_t, C_t) \sim_{cse} (R_s, B_s, C_s) \\ &\quad \forall \mathcal{V}_s, M_s. \mathcal{V}_s, M_s, \iota \vdash (R_t, B_t, C_t) \sim_{cse} (R_s, B_s, C_s) \\ &\quad \iota \vdash K'_t \sim_{cse} K'_s \\ &\frac{K_t = K_s = \epsilon}{\iota \vdash K_t \sim_{cse} K_s} \quad \frac{}{\iota \vdash ((R_t, B_t, C_t) :: K'_t) \sim_{cse} ((R_s, B_s, C_s) :: K'_s)} \\ &\text{Ave\_Analyzer}(\pi_s) = A_a \quad \text{Translator}_{cse}(\pi_s, A_a) = \pi_t \\ &\mathcal{V}_s, M_s, \iota \vdash (R_t, B_t, C_t) \sim_{cse} (R_s, B_s, C_s) \quad \iota \vdash K_t \sim_{cse} K_s \\ &\hline &\mathcal{V}_s, M_s, \iota \vdash (R_t, B_t, C_t, K_t, \pi_t) \sim_{cse} (R_s, B_s, C_s, K_s, \pi_s) \\ &\quad \mathcal{V}_s, M_s, \iota \vdash \sigma_t \sim_{cse} \sigma_s \quad \mathcal{V}_t = \mathcal{V}_s \quad P_t = P_s \\ &\quad \iota \vdash (\sigma_t, \mathcal{V}_t, P_t) \sim_{cse} ((\sigma_s, \mathcal{V}_s, P_s), M_s) \\ &\quad I_{cse}(\iota, \varphi', (\mathcal{S}_t, M_t, \mathcal{S}_s, M_s)) \quad \iota \vdash TS_t \sim_{cse} (TS_s, M_s) \\ &\quad (\beta = \circ \wedge \varphi = \varphi') \vee (\beta = \bullet \wedge \varphi \subseteq \varphi') \quad \llbracket TS_t.P \rrbracket \subseteq \text{dom}(\varphi) \\ &\hline &\Phi_{cse}(\varphi, \iota, (TS_t, \mathcal{S}_t, M_t), (TS_s, \mathcal{S}_s, M_s), \beta) \end{aligned}$$

Fig. 48. Match state in common subexpression elimination proof

#### 11.4 Correctness proof of Common Subexpression Elimination

*Invariant in common subexpression elimination proof.* We show the invariant  $I_{cse}$  for shared resource in Fig. 47.

*Match state in common subexpression elimination proof.* We define the match state in common subexpression elimination proof in Fig. 48.

*Correctness proof of common subexpression elimination optimizer.* The correctness proof of common subexpression elimination optimizer is similar with the correctness proof of constant propagation.

## A CAPPED MEMORY

We give the formal definition of constructing capped memory below.

- The last message of a memory  $M$  to a location  $x$ .

$$\overline{m}(M, x) ::= \arg \max_{m \in M(x)} m.to$$

- The cap timemap of a memory  $M$ .

$$\widehat{T}(M) ::= \lambda x. \overline{m}(\widetilde{M}, x).to$$

- Cap message of a memory  $M$  to a location  $x$ .

$$\widehat{m}(M, x) ::= \langle x : (\overline{m}(M, x).to, \overline{m}(M, x).to + 1] \rangle$$

- Capped memory.

*Definition A.1 (Capped Message).*  $M_c \in \widehat{M}$  holds iff  $M \subseteq M_c$  and the following hold:

- (1) for any  $m_1, m_2 \in M$ , if  $m_1.var = m_2.var$ ,  $m_1.to < m_2.to$ ,  $\neg(\exists m \in M. m.var = m_1.var \wedge m_1.to < m.to < m_2.to)$  and  $m_1.to < m_2.from$ , then  $\langle m_1.var : (m_1.to, m.from] \rangle \in M_c$ ;
- (2)  $\forall x \in Var. \widehat{m}(M, x) \in M_c$ ;
- (3) for any  $m \in M_c$ , if  $m \notin M$ , then there exists  $m' \in M$ , such that  $m'.var = m.var$  and  $m'.to < m.from$ .

$$\begin{array}{c}
\text{for any } i \in \{1, \dots, n\}. \text{ Init}(\pi, f_i) = \sigma_i \quad TS_i = (\sigma_i, \mathcal{V}_i, \emptyset) \\
\mathcal{TP} = \{1 \rightsquigarrow TS_1, \dots, n \rightsquigarrow TS_n\} \quad t \in \{1, \dots, n\} \quad M = \{\langle x : 0 @ (0, 0], V_{\perp} \rangle \mid x \in \text{Var}\} \\
\hline
\text{let } (\pi, \iota) \text{ in } f_1 \parallel \dots \parallel f_n \xRightarrow{\text{load}} (\mathcal{TP}, t, \lambda x.0, M)^t \quad (\text{Load})
\end{array}$$
  

$$\begin{array}{c}
\frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \xrightarrow{na}^+ (TS', \mathcal{S}', M')}{\text{consistent}(TS', M', \iota)} \quad (\text{NA-step}) \quad \frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \xrightarrow{prc}^+ (TS', \mathcal{S}', M')}{\text{consistent}(TS', M', \iota)} \quad (\text{PRC-step}) \\
(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{na} (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, \mathcal{S}', M')^t \quad (\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{prc} (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, \mathcal{S}', M')^t
\end{array}$$
  

$$\begin{array}{c}
\frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \xrightarrow{prc}^* (TS_0, \mathcal{S}_0, M_0) \quad \iota \vdash (TS_0, \mathcal{S}_0, M_0) \xrightarrow{\text{atmBlk}}^+ (TS', \mathcal{S}', M')}{\text{consistent}(TS', M', \iota)} \quad (\text{ATM-step}) \quad \frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \xrightarrow{na}^* (TS_0, \mathcal{S}_0, M_0) \quad \iota \vdash (TS_0, \mathcal{S}_0, M_0) \xrightarrow{\text{out}(v)} (TS', \mathcal{S}', M')}{\text{consistent}(TS', M', \iota)} \quad (\text{Out-step}) \\
(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{at} (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, \mathcal{S}', M')^t \quad (\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{out}(v)} (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, \mathcal{S}', M')^t
\end{array}$$
  

$$\frac{t' \in \text{dom}(\mathcal{TP})}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{sw}} (\mathcal{TP}, t', \mathcal{S}, M)^t} \quad (\text{sw-step})$$
  

$$\begin{array}{c}
\frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow \text{done} \quad t' \in \text{dom}(\mathcal{TP} \setminus \{t\})}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{tterm}} (\mathcal{TP} \setminus \{t\}, t', \mathcal{S}, M)^t} \quad (\text{thrd-term}) \quad \frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow \text{done} \quad \text{dom}(\mathcal{TP}) = \{t\}}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{} \text{done}} \quad (\text{prog-done})
\end{array}$$
  

$$\frac{\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \longrightarrow^* (TS', \mathcal{S}', M') \quad \iota \vdash (TS', \mathcal{S}', M') \longrightarrow \text{abort}}{(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{} \text{abort}} \quad (\text{abort})$$

Fig. 49. Machine step in auxiliary promising semantics

## B PROOF OF SEMANTICS EQUIVALENCE

We show the correctness proof of Lemma 6.1 in this section. In this proof, we first define an auxiliary promising semantics.

*Auxiliary promising semantics.* In order to facilitate the proof of the semantics equivalence between promising semantics and the non-preemptive semantics, which will be introduced in Sec. 6, we provide the auxiliary promising semantics defined in Fig. 49 (an auxiliary definition is defined below).

$$\begin{aligned}
\iota \vdash (TS, \mathcal{S}, M) \xrightarrow{\text{atmBlk}} (TS', \mathcal{S}', M') &::= \\
&\exists TS_0, \mathcal{S}_0, M_0, TS_1, \mathcal{S}_1, M_1. \\
&\iota \vdash (TS, \mathcal{S}, M) \xrightarrow{na}^* (TS_0, \mathcal{S}_0, M_0) \wedge \iota \vdash (TS_0, \mathcal{S}_0, M_0) \xrightarrow{at} (TS_1, \mathcal{S}_1, M_1) \wedge \\
&\iota \vdash (TS_1, \mathcal{S}_1, M_1) \xrightarrow{prc}^* (TS_2, \mathcal{S}_2, M_2)
\end{aligned}$$

We can prove that the following conclusion holds.

LEMMA B.1 (PS TO AUX-PS). For any  $W$  and  $W'$ , if  $W \Rightarrow W'$ , then  $W \xRightarrow{*} W'$ .

PROOF. Prove by applying Lemma B.2. □

$$\begin{array}{c}
A\text{ProgEtr}(\mathbb{P}, \mathcal{B}) \quad \text{iff} \quad \exists W, n. (\mathbb{P} \xRightarrow{\text{load}} W) \wedge A\text{Etr}^n(W, \mathcal{B}) \\
\\
\frac{}{A\text{Etr}^0(W, \epsilon)} \quad \frac{W \Rightarrow \mathbf{abort}}{A\text{Etr}^{n+1}(W, \mathbf{abort})} \quad \frac{W \Rightarrow \mathbf{done}}{A\text{Etr}^{n+1}(W, \mathbf{done})} \\
\\
\frac{W \xRightarrow{\text{out}(v)} W' \quad A\text{Etr}^n(W', \mathcal{B})}{A\text{Etr}^{n+1}(W, \text{out}(v) :: \mathcal{B})} \quad \frac{W \Rightarrow W' \quad A\text{Etr}^n(W', \mathcal{B})}{A\text{Etr}^{n+1}(W, \mathcal{B})}
\end{array}$$

Fig. 50. Event trace under the auxiliary promising semantics

LEMMA B.2 (PS STEPS SPLIT).

$$\begin{array}{l}
\forall TS, \mathcal{S}, M, TS', \mathcal{S}', M', \iota, n. \\
\iota \vdash (TS, \mathcal{S}, M) \longrightarrow^n (TS', \mathcal{S}', M') \\
\implies \exists TS_0, \mathcal{S}_0, M_0, TS_1, \mathcal{S}_1, M_1. \\
\iota \vdash (TS, \mathcal{S}, M) \xrightarrow{\text{prc}}^* (TS_0, \mathcal{S}_0, M_0) \wedge \\
\iota \vdash (TS_0, \mathcal{S}_0, M_0) \xrightarrow{\text{atmBlk}}^* (TS_1, \mathcal{S}_1, M_1) \wedge \\
\iota \vdash (TS_1, \mathcal{S}_1, M_1) \xrightarrow{\text{na}}^* (TS', \mathcal{S}', M')
\end{array}$$

From Lemma B.1, we can prove the equivalence between the promising semantics and the auxiliary promising semantics as the following shown.

LEMMA B.3 (SEMANTICS EQUIVALENCE - PS2APS).

$$\begin{array}{l}
\forall \pi, \iota, f_1, \dots, f_n, \mathcal{B}. \\
\text{ProgEtr}(\mathbf{let} \pi \mathbf{in} f_1 \parallel \dots \parallel f_n, \mathcal{B}) \iff A\text{ProgEtr}(\mathbf{let} \pi \mathbf{in} f_1 \parallel \dots \parallel f_n, \mathcal{B})
\end{array}$$

PROOF. Prove by applying Lemma B.1.  $\square$

*Equivalence between the auxiliary promising semantics and the non-preemptive semantics.* Then, we prove that the auxiliary promising semantics and the non-preemptive semantics are equivalent.

LEMMA B.4 (SEMANTICS EQUIVALENCE - APS2NP).

$$\begin{array}{l}
\forall \pi, f_1, \dots, f_n, \iota, \mathcal{B}. \\
A\text{ProgEtr}(\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \parallel \dots \parallel f_n, \mathcal{B}) \iff N\text{PPProgEtr}(\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \mid \dots \mid f_n, \mathcal{B})
\end{array}$$

PROOF. For " $N\text{PPProgEtr}(\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \mid \dots \mid f_n, \mathcal{B}) \implies A\text{ProgEtr}(\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \parallel \dots \parallel f_n, \mathcal{B})$ ", since every step in the non-preemptive semantics can be easily converted to a step of promising semantics, it is obviously that every event trace in the non-preemptive semantics can be produced in promising semantics.

We show the proof of " $A\text{ProgEtr}(\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \parallel \dots \parallel f_n, \mathcal{B}) \implies N\text{PPProgEtr}(\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \mid \dots \mid f_n, \mathcal{B})$ ". We do intros and have the following.

$$A\text{ProgEtr}(\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \parallel \dots \parallel f_n, \mathcal{B}) \tag{1}$$

We unfold (1) and get that there exists  $\mathcal{TP}, t, \mathcal{S}, M$  and  $n$  such that the followings hold.

$$\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \parallel \dots \parallel f_n \xRightarrow{\text{load}} (\mathcal{TP}, t, \mathcal{S}, M)^t \tag{2}$$

$$A\text{Etr}^n((\mathcal{TP}, t, \mathcal{S}, M)^t, \mathcal{B}) \tag{3}$$

$$\begin{array}{c}
\frac{W \xRightarrow{na/sw}^* W'}{\text{sw-procs}^0(W, W', \epsilon)} \quad \frac{W \xRightarrow{na/sw}^* W' \quad W' \Rightarrow \mathbf{done}}{\text{sw-procs}^{n+1}(W, W', \mathbf{done})} \\
\\
\frac{W \xRightarrow{na/sw}^* W' \quad W' \Rightarrow \mathbf{abort}}{\text{sw-procs}^{n+1}(W, W', \mathbf{abort})} \\
\\
\frac{W \xRightarrow{na/sw}^* W_1 \quad W_1 \xRightarrow{\text{out}(v)} W_2 \quad \text{sw-procs}^n(W_2, W', \mathcal{B})}{\text{sw-procs}^{n+1}(W, W', \text{out}(v) :: \mathcal{B})} \\
\\
\frac{\begin{array}{c} W \xRightarrow{na/sw}^* W_1 \\ (W_1 \xRightarrow{at} W_2) \vee (W_1 \xRightarrow{prc} W_2) \vee (W_1 \xRightarrow{tterm} W_2) \\ \text{sw-procs}^n(W_2, W', \mathcal{B}) \end{array}}{\text{sw-procs}^{n+1}(W, W', \mathcal{B})} \\
\\
\frac{W^t = W'}{\text{NAStep}^0(W, W')} \quad \frac{W \xRightarrow{na} W_0 \quad \text{NAStep}^n(W_0^{t_0}, W')}{\text{NAStep}^{n+1}(W, W')} \\
\\
\frac{W^t = W'}{\text{PRCStep}^0(W, W')} \quad \frac{W \xRightarrow{prc} W_0 \quad \text{PRCStep}^n(W_0, W')}{\text{PRCStep}^{n+1}(W, W')} \\
\\
((\mathcal{TP}, t, \mathcal{S}, M)^t)^{t'} ::= (\mathcal{TP}, t', \mathcal{S}, M)^t
\end{array}$$

Fig. 51. Auxiliary definitions in semantics equivalent proof

We apply Lemma B.5 on (3) and get that there exists  $n'$  and  $W'$  such that the followings hold:

$$\text{sw-procs}^{n'}((\mathcal{TP}, t, \mathcal{S}, M)^t, W', \mathcal{B}) \quad (4)$$

We can construct a non-preemptive program state such that:

$$\mathbf{let} (\pi, \iota) \mathbf{in} f_1 \mid \dots \mid f_n \xRightarrow{\text{load}} (\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \quad (5)$$

We apply Lemma B.6 on (4) and get that the following holds.

$$\text{NPEtr}^*((\mathcal{TP}, t, \mathcal{S}, M, \circ)^t, \mathcal{B})$$

□

LEMMA B.5 (AETR TO SW-PROCS).

$$\forall W, n, \mathcal{B}. \text{AETR}^n(W, \mathcal{B}) \implies \exists n', W'. \text{sw-procs}^{n'}(W, W', \mathcal{B})$$

PROOF. Prove by induction on  $n$ .

□



LEMMA B.6 (SW-PROCS TO NPETR).

$$\begin{aligned} & \forall \mathcal{TP}, \mathcal{S}, M, t, \iota, W', \hat{W}, n, \mathcal{B}. \\ & \text{sw-procs}^n((\mathcal{TP}, t, \mathcal{S}, M)^t, t', W', \mathcal{B}) \wedge \text{wdSt}(\mathcal{TP}, \mathcal{S}, M) \\ & \implies \exists t'. \text{NPetr}^*((\mathcal{TP}, t', \mathcal{S}, M, \circ)^t, \mathcal{B}) \end{aligned}$$

PROOF. Prove by induction on  $n$ .

0: We get that  $\mathcal{B} = \epsilon$ . We can prove that  $\text{NPetr}^0((\mathcal{TP}, t, \mathcal{S}, M)^t, \epsilon)$ .

$n+1$ : We do intro and have the following.

$$\text{sw-procs}^{n+1}((\mathcal{TP}, t, \mathcal{S}, M)^t, W', \mathcal{B}) \quad (1)$$

$$\text{wdSt}(\mathcal{TP}, \mathcal{S}, M) \quad (2)$$

We unfold (1) and discuss each case respectively.

- $\mathcal{B} \in \{\mathbf{done}, \mathbf{abort}\}$ . We finish the proof directly.
- $\mathcal{B} = \text{out}(v) :: \mathcal{B}'$ . We have that there exist  $W_1$  and  $W_2$  such that:

$$(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{na/sw}}^* W_1 \quad (3)$$

$$W_1 \xRightarrow{\text{out}(v)} W_2 \quad (4)$$

$$\text{sw-procs}^n(W_2, W', \mathcal{B}) \quad (5)$$

We apply Lemma. B.7 on (3) and (4) and have that there exist  $W_{01}$  and  $W_{02}$  such that:

$$(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{prc/sw}}^* W_{01} \quad (6)$$

$$W_{01} \xRightarrow{\text{out}(v)} W_{02} \quad (7)$$

$$W_{02} \xRightarrow{\text{na/sw}}^* W_2 \quad (8)$$

Let  $W_{02} = (\mathcal{TP}_{02}, t_{02}, \mathcal{S}_{02}, M_{02})^t$ . From (6) and (7), we have the following that there exists  $\hat{W}_{01}$  such that:

$$(\mathcal{TP}, t, \mathcal{S}, M, \circ)^t \implies^* \hat{W}_{01} \quad (9)$$

$$\hat{W}_{01} \xRightarrow{\text{out}(v)} (\mathcal{TP}_{02}, t_{02}, \mathcal{S}_{02}, M_{02}, \circ)^t \quad (10)$$

From (8) and (5), we have the following.

$$\text{sw-procs}^n((\mathcal{TP}_{02}, t_{02}, \mathcal{S}_{02}, M_{02})^t, W', \mathcal{B}) \quad (11)$$

We finish the proof by applying the inductive hypothesis on (11).

- We consider the case that the program takes an atomic step. We have that there exist  $W_1$  and  $W_2$  such that:

$$(\mathcal{TP}, t, \mathcal{S}, M)^t \xRightarrow{\text{na/sw}}^* W_1 \quad (12)$$

$$W_1 \xRightarrow{\text{at}} W_2 \quad (13)$$

$$\text{sw-procs}^n(W_2, W', \mathcal{B}) \quad (14)$$

We apply Lemma. B.8 on (12) and (13) and have that there exist  $W_{01}$  and  $W_{02}$  such that:

$$(\mathcal{TP}, t, S, M)^t \xrightarrow{\text{prc/sw}}^* W_{01} \quad (15)$$

$$W_{01} \xrightarrow{at} W_{02} \quad (16)$$

$$W_{02} \xrightarrow{na/sw}^* W_2 \quad (17)$$

Let  $W_{02} = (\mathcal{TP}_{02}, t_{02}, S_{02}, M_{02})^t$ . From (15) and (16), we have the following.

$$(\mathcal{TP}, t, S, M, \circ)^t \Rightarrow^+ (\mathcal{TP}_{02}, t_{02}, S_{02}, M_{02}, \circ)^t \quad (18)$$

From (17) and (14), we have the following.

$$\text{sw-procs}^n((\mathcal{TP}_{02}, t_{02}, S_{02}, M_{02})^t, W', \mathcal{B}) \quad (19)$$

We finish the proof by applying the inductive hypothesis on (19).

- Similarly, if the program takes a PRC-step, we finish the proof by applying Lemma. B.9 and the inductive hypothesis. And if the program takes a thread termination step, we finish the proof by applying Lemma. B.10 and the inductive hypothesis.

□

LEMMA B.7 (SWITCH POINT FORWARDING - OUTPUT).

$$\begin{aligned} & \forall W, W', W'', n. \\ & W \xrightarrow{na/sw}^n W' \wedge W' \xrightarrow{\text{out}(v)} W'' \\ & \implies \exists W_0, W_1. W \xrightarrow{\text{prc/sw}}^* W_0 \wedge W_0 \xrightarrow{\text{out}(v)} W_1 \wedge W_1 \xrightarrow{na/sw}^* W'' \end{aligned}$$

PROOF. From the premises, we have the following.

$$W \xrightarrow{na/sw}^n W' \quad (1)$$

$$W' \xrightarrow{\text{out}(v)} W'' \quad (2)$$

By applying Lemma. B.11 on (1), we have that there exist  $t$  such that.

$$\text{NAStep}^*(W^t, W') \quad (3)$$

By applying Lemma. B.12 on (3) and (2), we have that there exist  $W_0, W_1, t'$  and  $t_0$  such that:

$$\text{PRCStep}^*(W^{t'}, W_0) \quad (4)$$

$$W_0 \xrightarrow{\text{out}(v)} W_1 \quad (5)$$

$$W_1 \xrightarrow{na/sw}^* W'' \quad (6)$$

From (4), we have the following.

$$W^{t'} \xrightarrow{\text{prc/sw}}^* W_0 \quad (7)$$

We finish the proof. □

LEMMA B.8 (SWITCH POINT FORWARDING - ATOMIC).

$$\begin{aligned} & \forall W, W', W'', n. \\ & W \xrightarrow{na/sw}^n W' \wedge W' \xrightarrow{at} W'' \\ & \implies \exists W_0, W_1. W \xrightarrow{\text{prc/sw}}^* W_0 \wedge W_0 \xrightarrow{at} W_1 \wedge W_1 \xrightarrow{na/sw}^* W'' \end{aligned}$$

PROOF. From the premise, we have the following.

$$W \xRightarrow{na/sw}^n W' \quad (8)$$

$$W' \xRightarrow{at} W'' \quad (9)$$

By applying Lemma. B.11 on (8), we have that there exists  $t$  such that:

$$\text{NASep}^*(W^t, W') \quad (10)$$

By applying Lemma. B.13 on (10), (9), we have that there exist  $W_0, W_1, t'$  and  $t_0$  such that:

$$\text{PRCSep}^*(W^{t'}, W_0) \quad (11)$$

$$W_0 \xRightarrow{at} W_1 \quad (12)$$

$$W_1 \xRightarrow{na/sw}^* W'' \quad (13)$$

From (11), we have the following.

$$W \xRightarrow{prc/sw}^* W_0 \quad (14)$$

We finish the proof.  $\square$

LEMMA B.9 (SWITCH POINT FOWARDING - PRC).

$$\begin{aligned} & \forall W, W', W'', n. \\ & W \xRightarrow{na/sw}^n W' \wedge W' \xRightarrow{prc} W'' \\ & \implies \exists W_0. W \xRightarrow{prc/sw}^* W_0 \wedge W_0 \xRightarrow{na/sw}^* W'' \end{aligned}$$

PROOF. From the premises, we have the following.

$$W \xRightarrow{na/sw}^n W' \quad (15)$$

$$W' \xRightarrow{prc} W'' \quad (16)$$

We apply Lemma. B.11 on (15) and have that there exists  $t$  such that:

$$\text{NASep}^*(W^t, W') \quad (17)$$

By applying Lemma. B.14 on (17) and (16), we have that there exist  $W_0$  and  $t'$  such that:

$$\text{PRCSep}^*(W^{t'}, W_0) \quad (18)$$

$$W_0 \xRightarrow{na/sw}^* W'' \quad (19)$$

From (18), we have the following.

$$W \xRightarrow{na/sw}^* W_0 \quad (20)$$

$\square$

LEMMA B.10 (SWITCH POINT FOWARDING - THREAD TERMINATION).

$$\begin{aligned} & \forall W, W', W'', n. \\ & W \xRightarrow{na/sw}^n W' \wedge W' \xRightarrow{tterm} W'' \\ & \implies \exists W_0, W_1. W \xRightarrow{prc/sw}^* W_0 \wedge W_0 \xRightarrow{tterm} W_1 \wedge W_1 \xRightarrow{na/sw}^* W'' \end{aligned}$$

We show some auxiliary lemmas in the following that are used in the proof of the above lemmas.

LEMMA B.11 (NA/sw TO NA STEP).

$$\forall W, W', n. (W \xrightarrow{na/sw}^n W') \implies \exists t. \text{NAStep}^*(W^t, W')$$

LEMMA B.12 (SWITCH POINT FORWARDING - OUTPUT AUX).

$$\begin{aligned} & \forall W, W', W'', n. \\ & \quad \text{NAStep}^n(W, W') \wedge W' \xrightarrow{\text{out}(v)} W'' \\ & \implies \exists W_0, W_1, t, t_0. \\ & \quad \text{PRCStep}^*(W^t, W_0) \wedge W_0^{t_0} \xrightarrow{\text{out}(v)} W_1 \wedge W_1 \xrightarrow{na/sw}^* W'' \end{aligned}$$

LEMMA B.13 (SWITCH POINT FORWARDING - ATOMIC AUX).

$$\begin{aligned} & \forall W, W', W'', n. \\ & \quad \text{NAStep}^n(W, W') \wedge W' \xrightarrow{at} W'' \\ & \implies \exists W_0, W_1, t, t_0. \\ & \quad \text{PRCStep}^*(W^t, W_0) \wedge W_0^{t_0} \xrightarrow{at} W_1 \wedge W_1 \xrightarrow{na/sw}^* W'' \end{aligned}$$

PROOF. Prove by induction on  $n$ .

0: We finish the proof directly.

$n+1$ : From the premises, we have the following.

$$\text{NAStep}^{n+1}(W, W') \tag{21}$$

$$W' \xrightarrow{at} W'' \tag{22}$$

We unfold (21) and have that there exist  $W_0$  and  $t_0$  such that:

$$W \xrightarrow{na} W_0 \tag{23}$$

$$\text{NAStep}^n(W_0^{t_0}, W') \tag{24}$$

We apply the inductive hypothesis on (24) and (22), and have that there exist  $W_1, W_2, t'_0, t_1$  such that:

$$\text{PRCStep}^*(W_0^{t'_0}, W_1) \tag{25}$$

$$W_1^{t_1} \xrightarrow{at} W_2 \tag{26}$$

$$W_2 \xrightarrow{na/sw}^* W'' \tag{27}$$

We apply Lemma B.15 on (24) and (25), and have that there exist  $W_3, t$  and  $t_3$  such that:

$$\text{PRCStep}^*(W^t, W_3) \tag{28}$$

$$W_3^{t_3} \xrightarrow{na} W_1^{t_3} \tag{29}$$

By applying Lemma B.16 on (29) and (26), we have that there exist  $W_4$  and  $W_5$  such that:

$$\text{PRCStep}^*(W_3^{t_3}, W_4) \tag{30}$$

$$W_4^{t_1} \xrightarrow{at} W_5 \tag{31}$$

$$W_5 \xrightarrow{na/sw}^* W_2 \tag{32}$$

Thus, we are done.  $\square$

$$\begin{aligned}
M \approx_{\text{at}}^t M' &::= (\forall \langle x : v@(\mathcal{f}, t], V \rangle \in M. \\
&\quad \exists V'. (\langle x : v@(\mathcal{f}, t], V' \rangle \in M' \wedge (\iota(x) = \text{at} \implies V = V'))) \wedge \\
&\quad (\forall \langle x : v@(\mathcal{f}, t], V' \rangle \in M'. \langle x : v@(\mathcal{f}, t], \_ \rangle \in M) \wedge \\
&\quad (\forall x, \mathcal{f}, t. \langle x : (\mathcal{f}, t] \rangle \in M \iff \langle x : (\mathcal{f}, t] \rangle \in M'))
\end{aligned}$$

Fig. 52. Auxiliary definitions in proving semantics equivalence

LEMMA B.14 (SWITCH POINT FORWARDING - PRC AUX).

$$\begin{aligned}
&\forall W, W', W'', n. \\
&\quad \text{NAStep}^n(W, W') \wedge W' \xrightarrow{\text{prc}} W'' \\
&\implies \exists W_0, t. \text{PRCStep}^*(W^t, W_0) \wedge W_0 \xrightarrow{\text{na/sw}}^* W''
\end{aligned}$$

LEMMA B.15 (NA STEP DELAY - PRC).

$$\begin{aligned}
&\forall W, W_0, W_1, t_0. \\
&\quad W \xrightarrow{\text{na}} W_0 \wedge \text{PRCStep}^n(W_0^{t_0}, W_1) \\
&\implies \exists W_2, t, t_1. \\
&\quad \text{PRCStep}^*(W_0^t, W_2) \wedge W_2^{t_1} \xrightarrow{\text{na}} W_1^{t_1}
\end{aligned}$$

LEMMA B.16 (NA STEP DELAY - ATOMIC STEP).

$$\begin{aligned}
&\forall W, W_0, t_0. \\
&\quad W \xrightarrow{\text{na}} W_0 \wedge W_0^{t_0} \xrightarrow{\text{at}} W' \\
&\implies \exists W_1, W_2. \\
&\quad \text{PRCStep}^*(W, W_1) \wedge W_1^{t_0} \xrightarrow{\text{at}} W_2 \wedge W_2 \xrightarrow{\text{na/sw}}^* W'
\end{aligned}$$

PROOF. In this proof, we assume that the program configuration is well-defined. From the premises, we have the following.

$$W \xrightarrow{\text{na}} W_0 \quad (1)$$

$$W_0^{t_0} \xrightarrow{\text{at}} W' \quad (2)$$

We let  $W = (\mathcal{TP}, t, \mathcal{S}, M)^t$  and have  $\text{wdSt}(\mathcal{TP}, \mathcal{S}, M)$ . We unfold (1) and have that there exist  $TS_0, \mathcal{S}_0$  and  $M_0$  such that:

$$\iota \vdash (\mathcal{TP}(t), \mathcal{S}, M) \xrightarrow{\text{na}}^+ (TS_0, \mathcal{S}_0, M_0) \quad (1.1)$$

$$\text{consistent}(TS_0, \mathcal{S}_0, M_0, \iota) \quad (1.2)$$

$$\mathcal{TR}_0 = \mathcal{TP}\{t \rightsquigarrow TS_0\} \quad (1.3)$$

$$W_0 = (\mathcal{TR}_0, t, \mathcal{S}_0, M_0)^t \quad (1.4)$$

We unfold (2). We have that there exist  $TS'_0, \mathcal{S}'_0, M'_0, TS', \mathcal{S}'$  and  $M'$  such that:

$$\iota \vdash (\mathcal{TR}_0(t_0), \mathcal{S}_0, M_0) \xrightarrow{\text{prc}}^* (TS'_0, \mathcal{S}'_0, M'_0) \quad (2.1)$$

$$\iota \vdash (TS'_0, \mathcal{S}'_0, M'_0) \xrightarrow{\text{atmBlk}}^+ (TS', \mathcal{S}', M') \quad (2.2)$$

$$\text{consistent}(TS', \mathcal{S}', M', \iota) \quad (2.3)$$

$$W' = (\mathcal{TR}_0\{t_0 \rightsquigarrow TS'\}, t_0, \mathcal{S}', M')^t \quad (2.4)$$

We discuss whether  $t$  equals to  $t_0$ .

- We first consider  $t = t_0$ . We apply Lemma B.17 on (1.1) and (2.1) and have that there exist  $TS_1, S_1$  and  $M_1$  such that:

$$\iota \vdash (\mathcal{TP}(t), S, M) \xrightarrow{prc}^* (TS_1, S_1, M_1) \quad (3)$$

$$\iota \vdash (TS_1, S_1, M_1) \xrightarrow{na}^* (TS'_0, S'_0, M'_0) \quad (4)$$

From (3), (4), (2.2) and (2.3), we have the following.

$$(\mathcal{TP}, t, S, M)^t \xRightarrow{at} \triangleright (\mathcal{TP}\{t \rightsquigarrow TS'\}, t, S', M')^t \quad (5)$$

We finish the proof of such case.

- Then, we consider that  $t \neq t_0$ . We apply Lemma B.18 on (1.1) and there exist  $TS_1$  and  $M_1$  such that:

$$\iota \vdash (\mathcal{TP}(t), S, M) \xrightarrow{prm}^* (TS_1, S_1, M_1) \quad (6)$$

$$\iota \vdash (TS_1, S_1, M_1) \xrightarrow{na}^+ (TS_0, S_0, M_0) \quad (7)$$

$$M_1 \approx_{at}^t M_0 \quad (8)$$

We apply Lemma B.19 on (7), (8) and (1.2) and have the following.

$$\text{consistent}(TS_1, S_1, M_1, \iota) \quad (9)$$

We apply Lemma B.20 on (7), (8) and (2.1), we have that there exists  $M'_1$  such that:

$$\iota \vdash (\mathcal{TP}_0(t_0), S_1, M_1) \xrightarrow{prc}^* (TS'_0, S'_1, M'_1) \quad (10)$$

$$\iota \vdash (TS_1, S_1, M'_1) \xrightarrow{na}^+ (TS_0, S'_0, M'_0) \quad (11)$$

$$M'_1 \approx_{at}^t M'_0 \quad (12)$$

We apply Lemma B.21 on (11), (12) and (2.2) and have that there exists  $M''$  such that:

$$\iota \vdash (TS'_0, S'_1, M'_1) \xrightarrow{\text{atmBlk}}^+ (TS', S', M'') \quad (13)$$

$$\iota \vdash (TS_1, S', M'') \xrightarrow{na}^+ (TS_0, S', M') \quad (14)$$

$$M'' \approx_{at}^t M' \quad (15)$$

From (6) and (9), we have the following.

$$\text{PRCStep}^*((\mathcal{TP}, t, S, M)^t, (\mathcal{TP}\{t \rightsquigarrow TS_1\}, t, S_1, M_1)^t) \quad (16)$$

Since we have " $\text{wdSt}(\mathcal{TP}, S, M)^t$ ", according to (3), we have " $\text{wdSt}(\mathcal{TP}\{t \rightsquigarrow TS_1\}, S, M_1)$ ". Then, according to (10) and (13), we have " $\text{wdSt}(\mathcal{TP}\{t \rightsquigarrow TS_1, t_0 \rightsquigarrow TS'\}, S', M'')$ ". Thus, we have the following.

$$TS'.P \subseteq M'' \quad (17)$$

By applying Lemma B.22 on (2.3), (15) and (17), we have the following.

$$\text{consistent}(TS', S', M'', \iota) \quad (18)$$

From (10), (13) and (18), we have the following.

$$(\mathcal{TP}\{t \rightsquigarrow TS_1\}, t, S_1, M_1)^t \xRightarrow{at} \triangleright (\mathcal{TP}\{t \rightsquigarrow TS_1, t_0 \rightsquigarrow TS'\}, t_0, S', M'')^t \quad (19)$$

By applying Lemma B.23 on (1.2), (2.1) and (2.2), we have the following.

$$\text{consistent}(TS_0, S', M', \iota) \quad (20)$$

From (14) and (20), we have the following.

$$(\mathcal{TP}\{t \rightsquigarrow TS_1, t_0 \rightsquigarrow TS'\}, t_0, \mathcal{S}', M'')^i \xRightarrow{na} (\mathcal{TP}\{t \rightsquigarrow TS_0, t_0 \rightsquigarrow TS'\}, t_0, \mathcal{S}', M')^i \quad (21)$$

From (16), (19) and (21), we finish the proof.  $\square$

LEMMA B.17 (PRC STEPS FORWARDING IN THE SAME THREAD).

$$\begin{aligned} & \forall TS, \mathcal{S}, M, TS', \mathcal{S}', M', TS'', \mathcal{S}'', M'', \iota, n_1, n_2. \\ & \iota \vdash (TS, \mathcal{S}, M) \xrightarrow{na}^{n_1} (TS', \mathcal{S}', M') \wedge \\ & \quad \iota \vdash (TS', \mathcal{S}', M') \xrightarrow{prc}^{n_2} (TS'', \mathcal{S}'', M'') \\ & \implies \exists TS_0, \mathcal{S}_0, M_0. \\ & \quad \iota \vdash (TS, \mathcal{S}, M) \xrightarrow{prc}^* (TS_0, \mathcal{S}_0, M_0) \wedge \\ & \quad \iota \vdash (TS_0, \mathcal{S}_0, M_0) \xrightarrow{na}^* (TS'', \mathcal{S}'', M'') \end{aligned}$$

LEMMA B.18 (PROMISES FORWARDING NON-ATOMIC STEPS).

$$\begin{aligned} & \forall TS, \mathcal{S}, M, TS', \mathcal{S}', M', \iota, n. \\ & \iota \vdash (TS, \mathcal{S}, M) \xrightarrow{na}^n (TS', \mathcal{S}', M') \\ & \implies \exists TS_0, M_0. \iota \vdash (TS, \mathcal{S}, M) \xrightarrow{prc}^* (TS_0, \mathcal{S}, M_0) \wedge \\ & \quad \iota \vdash (TS_0, \mathcal{S}, M_0) \xrightarrow{na}^n (TS', \mathcal{S}', M') \wedge M_0 \approx_{\text{at}}^{\iota} M' \end{aligned}$$

PROOF. Prove by induction on  $n$ .  $\square$

LEMMA B.19 (CONSISTENCY FORWARDING NON-ATOMIC STEPS).

$$\begin{aligned} & \forall TS, \mathcal{S}, M, TS', \mathcal{S}', M', \iota, n. \\ & \iota \vdash (TS, \mathcal{S}, M) \xrightarrow{na}^n (TS', \mathcal{S}', M') \wedge \\ & \quad M \approx_{\text{at}}^{\iota} M' \wedge \text{consistent}(TS', \mathcal{S}', M', \iota) \\ & \implies \text{consistent}(TS, \mathcal{S}, M, \iota) \end{aligned}$$

LEMMA B.20 (NON-ATOMIC STEPS AND PRC STEP REORDERING).

$$\begin{aligned} & \forall TS_1, \mathcal{S}, M, TS'_1, \mathcal{S}_1, M_1, TS_2, TS'_2, \mathcal{S}_2, M_2, n_1, n_2. \\ & \iota \vdash (TS_1, \mathcal{S}, M) \xrightarrow{na}^{n_1} (TS'_1, \mathcal{S}_1, M_1) \wedge M \approx_{\text{at}}^{\iota} M_1 \wedge \\ & \quad \iota \vdash (TS_2, \mathcal{S}_1, M_1) \xrightarrow{prc}^{n_2} (TS'_2, \mathcal{S}_2, M_2) \\ & \implies \exists M_{20}. \iota \vdash (TS_2, \mathcal{S}, M) \xrightarrow{prc}^{n_2} (TS'_2, \mathcal{S}_2, M_{20}) \wedge \\ & \quad \iota \vdash (TS_1, \mathcal{S}, M_{20}) \xrightarrow{na}^{n_1} (TS'_1, \mathcal{S}_2, M_2) \wedge M_{20} \approx_{\text{at}}^{\iota} M_2 \end{aligned}$$

LEMMA B.21 (NON-ATOMIC STEPS AND ATOMIC-BLOCK STEP REORDERING).

$$\begin{aligned} & \forall TS_1, \mathcal{S}, M, TS'_1, \mathcal{S}_1, M_1, TS_2, TS'_2, \mathcal{S}_2, M_2, n_1, n_2. \\ & \iota \vdash (TS_1, \mathcal{S}, M) \xrightarrow{na}^{n_1} (TS'_1, \mathcal{S}_1, M_1) \wedge M \approx_{\text{at}}^{\iota} M_1 \wedge \\ & \quad \iota \vdash (TS_2, \mathcal{S}_1, M_1) \xrightarrow{\text{atmBlk}}^{n_2} (TS'_2, \mathcal{S}_2, M_2) \\ & \implies \exists M_{20}. \iota \vdash (TS_2, \mathcal{S}, M) \xrightarrow{\text{atmBlk}}^{n_2} (TS'_2, \mathcal{S}_2, M_{20}) \wedge \\ & \quad \iota \vdash (TS_1, \mathcal{S}_2, M_{20}) \xrightarrow{na}^{n_1} (TS'_1, \mathcal{S}_2, M_2) \wedge M_{20} \approx_{\text{at}}^{\iota} M_2 \end{aligned}$$


LEMMA B.22 (MEM APPROX EQUAL CONSISTENCY PRESERVING).

LEMMA B.23 (CONSISTENT FORWARDING).


*Equivalence between the promising semantics and the non-preemptive semantics.* We show the correctness proof of Lemma. 6.1 in the following.







$r := x_{na}; y_{na} := 2; \text{print}(r);$   $\xrightarrow{\text{reorder}}$   $y_{na} := 2; r := x_{na}; \text{print}(r);$



## REFERENCES

- [1] Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Webe. 2011. Mathematizing C++ Concurrency. In *Proceedings of the 38th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages (POPL '11)*. 55–66.
- [2] Soham Chakraborty and Viktor Vafeiadis. 2016. Validating optimizations of concurrent C/C++ programs. In *Proceedings of the 2016 International Symposium on Code Generation and Optimization (CGO '16)*. 216–226.
- [3] Soham Chakraborty and Viktor Vafeiadis. 2017. Formalizing the concurrency semantics of an LLVM fragment. In *Proceedings of the 2017 International Symposium on Code Generation and Optimization (CGO '17)*. 100–110.
- [4] Ševčík. 2011. Safe Optimisations for Shared-Memory Concurrent Programs. In *Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '11)*.
- [5] Minki Cho, Sung-Hwan Lee, Chung-Kil Hur, and Ori Lahav. 2021. Promising 2.0: Global Optimizations in Relaxed Memory Concurrency. In *Proceedings of the 42nd annual ACM SIGPLAN conference on Programming Languages Design and Implementation (PLDI '21)*.
- [6] CompCert Developers. 2020. CompCert-3.7. <http://compcert.inria.fr/release/compcert-3.7.tgz>
- [7] Hanru Jiang, Hongjin Liang, Siyang Xiang, Junpeng Zha, and Xinyu Feng. 2019. Towards Certified Separate Compilation for Concurrent Programs. In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '19)*.
- [8] Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. 2017. A Promising Semantics for Relaxed-Memory Concurrency. In *Proceedings of the 44th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL '17)*.
- [9] Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing Sequential Consistency in C/C++11. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '17)*. 618–632.
- [10] Leslie Lamport. 1979. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. *IEEE Trans. Comput.* C-28, 9 (1979), 690–691.
- [11] Sung-Hwan Lee, Minki Cho, Anton Podkopaev, Soham Chakraborty, Chung-Kil Hur, Ori Lahav, and Viktor Vafeiadis. 2020. Promising 2.0: Global Optimizations in Relaxed Memory Concurrency. In *Proceedings of the 41st annual ACM SIGPLAN conference on Programming Languages Design and Implementation (PLDI '20)*.

- [12] Robin Morisset, Pankaj Pawan, and Francesco Zappa Nardelli. 2013. Compiler testing via a theory of sound optimisations in the C11/C++11 memory model. In *Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '13)*. 187–196.
- [13] Anton Podkopaev, Ori Lahav, and Viktor Vafeiadis. 2017. Promising Compilation to ARMv8 POP. In *31st European Conference on Object-Oriented Programming (ECOOP 2017) (Leibniz International Proceedings in Informatics (LIPIcs))*, Vol. 74. 22:1–22:28.
- [14] Anton Podkopaev, Ori Lahav, and Viktor Vafeiadis. 2018. Bridging the gap between programming languages and hardware weak memory models. In *Proceedings of the ACM on Programming Languages (POPL '18)*, Vol. 3. 1–32.
- [15] Jaroslav Ševčík, Viktor Vafeiadis, Francesco Zappa Nardelli, Suresh Jagannathan, and Peter Sewell. 2013. CompCertTSO: A Verified Compiler for Relaxed-Memory Concurrency. *J. ACM* 60, 3 (2013), 22.
- [16] Steven S. Muchnick. 1997. *Advanced Compiler Design Implementation*. Academic Press.
- [17] Youngju Song, Minki Cho, Dongjoo Kim, Yonghyun Kim, Jeehoon Kang, and Chung-Kil Hur. 2020. CompCertM: CompCert with C-assembly linking and lightweight modular verification. *Proceedings of the ACM on Programming Languages* 4, 23 (2020), 1–31. Issue POPL.
- [18] Viktor Vafeiadis, Thibaut Balabonski, Soham Chakraborty, Robin Morisset, and Francesco Zappa Nardelli. 2015. Common Compiler Optimisations are Invalid in the C11 Memory Model and what we can do about it. In *Proceedings of the 42nd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL '15)*. 209–220.
- [19] Yuting Wang, Pierre Wilke, and Zhong Shao. 2019. An abstract stack based approach to verified compositional compilation to machine code. *Proceedings of the ACM on Programming Languages* 3, 62 (2019), 1–30. Issue POPL.