Обещающая компиляция в ARMv8

Антон Подкопаев 1 Ори Лахав 2 Виктор Вафеядис 2

¹СПбГУ, JetBrains Research, Россия

²Институт Макса Планка: Программные Системы, Германия

04.04.2017

• Хороший Алгоритм

• Хороший Алгоритм

• Эффективный Компилятор

• Хороший Алгоритм

• Эффективный Компилятор

• Хороший Алгоритм

• Эффективный Компилятор

• Хороший Алгоритм

• ?Эффективный? Компилятор

• Хороший Алгоритм

• Оптимизирующий Компилятор

• Хороший Алгоритм

• Оптимизирующий Компилятор

• Хороший Алгоритм

• Оптимизирующий Компилятор

• Оптимизирующий Процессор

$$[x] := 1;$$
 $a := [y]$

Компилятор:

Независимые обращения. Можно переупорядочить.

$$\begin{bmatrix} x \end{bmatrix} := 1; \\
a := [y]$$

$$[x] := 1;$$

 $a := [y]$

Процессор:

Независимые обращения.

Можно выполнить не по порядку.

$$[x] := 1;$$
 $a := [y]$

Всегда ли корректны такие преобразования?

$$[x] := 1;$$
 $a := [y]$

$$[x] := 0; [y] := 0$$

 $[x] := 1; ||[y] := 1;$
 $a := [y] ||b := [x]$

$$[x] := 0; [y] := 0$$

 $[x] := 1; || [y] := 1;$
 $a := [y] || b := [x]$

$$[x] := 0; [y] := 0$$

А если переупорядочить?

$$a = b = 0$$

$$[x] := 0; [y] := 0$$

 $[x] := 1; ||[y] := 1;$
 $[x] := [y] || b := [x]$

$$[x] := 0; [y] := 0$$

 $a := [y]; || [y] := 1;$
 $[x] := 1 || b := [x]$

$$[x] := 0; [y] := 0$$

 $a := [y]; || [y] := 1;$
 $[x] := 1 || b := [x]$

$$[x] := 0; [y] := 0$$

 $[x] := 1; ||[y] := 1;$
 $[x] := [y] ||b := [x]$

$$[x] := 0; [y] := 0$$

 $[x] := 1; ||[y] := 1;$
 $[x] := [y] ||[y] := [x]$

$$a = b = 0$$

Такое поведение наблюдается в реальности (например, GCC + x86)!

- x86, [Owens et al., 2009]
- Power, [Alglave et al., 2014]
- ARM, [Flur et al., 2016]

• ...

- x86, [Owens et al., 2009]
- Power, [Alglave et al., 2014]
- ARM, [Flur et al., 2016]
- ...

- C/C++11, [Batty et al., 2011]
- Java, [Manson et al., 2005]

- x86, [Owens et al., 2009]
- Power, [Alglave et al., 2014]
- ARM, [Flur et al., 2016]
- ...

Модели памяти ЯП

- C/C++11, [Batty et al., 2011]
- Java, [Manson et al., 2005]

Имеют ряд существенных недостатков

- x86, [Owens et al., 2009]
- Power, [Alglave et al., 2014]
- ARM, [Flur et al., 2016]
- ...

- C/C++11, [Batty et al., 2011]
- Java, [Manson et al., 2005]
- "Обещающая" семантика, [Kang et al., 2017]

- x86, [Owens et al., 2009]
- Power, [Alglave et al., 2014]
- ARM, [Flur et al., 2016]
- ...

- C/C++11, [Batty et al., 2011]
- Java, [Manson et al., 2005]
- "Обещающая" семантика, [Kang et al., 2017]

- x86, [Owens et al., 2009]
- Power, [Alglave et al., 2014]
- ARM, [Flur et al., 2016]

• ...

Корректность компиляции показана в [Kang et al., 2017]

- C/C++11, [Batty et al., 2011]
- Java, [Manson et al., 2005]
- "Обещающая" семантика, [Kang et al., 2017]

- x86, [Owens et al., 2009]
- Power, [Alglave et al., 2014]
- ARM, [Flur et al., 2016]
- ...

Корректность компиляции показана в [Kang et al., 2017]

Та же схема доказательства не подходит для ARM!

- C/C++11, [Batty et al., 2011]
- Java, [Manson et al., 2005]
- "Обещающая" семантика, [Kang et al., 2017]

- x86, [Owens et al., 2009]
- Power, [Alglave et al., 2014]
- ARM, [Flur et al., 2016]
- ...

- C/C++11, [Batty et al., 2011]
- Java, [Manson et al., 2005]
- "Обещающая" семантика, [Kang et al., 2017]

Результаты данной работы

 Доказана корректность компиляции подмножества "обещающей" семантики [Kang et al., 2017] в модель ARMv8 [Flur et al., 2016]

Результаты данной работы

• Доказана корректность компиляции подмножества "обещающей" семантики [Kang et al., 2017] в моде Расслабленные (relaxed) чтения и записи, высвобождающие (release) и преобретающие (acquire) барьеры памяти


Результаты данной работы

 Доказана корректность компиляции подмножества "обещающей" семантики [Kang et al., 2017] в модель ARMv8 [Flur et al., 2016]

Формализована модель ARMv8
 [Flur et al., 2016] и доказаны
 вспомогательные утверждения про
 неё

Корректность компиляции...

Корректность компиляции... Что это значит?



Исходная программа $\forall Prog \in Syntax$, compile(Prog) Результат компиляции

```
orall Prog \in Syntax, \ \{t_j\}_{j \in [1..k]} - 	extit{T-}исполнение compile(Prog). \ 	extit{S}
```

```
orall Prog \in Syntax, \ \{t_j\}_{j \in [1...k]} - T-исполнение compile(Prog). \exists \{s_i\}_{i \in [1..n]} - S-исполнение Prog,
```

```
orall Prog \in Syntax, \ \{t_j\}_{j \in [1...k]} - T-исполнение compile(Prog). \exists \{s_i\}_{i \in [1..n]} - S-исполнение Prog, s_n \simeq t_k.
```


```
orall Prog \in Syntax, \ \{t_j\}_{j \in [1...k]} - T-исполнение compile(Prog). \ \exists \{s_i\}_{i \in [1..n]} - S-исполнение Prog, \ s_n \simeq t_k.
```

e.g., финальное состояние

памяти совпадает

```
orall Prog \in Syntax, \ \{t_j\}_{j \in [1...k]} - T-исполнение Prog. \exists \{s_i\}_{i \in [1..n]} - S-исполнение Prog, s_n \simeq t_k.
```


Стандартная техника симуляция



Инвариант


выполняется





Инвариант не выполняется






Инвариант

выполняется






Инвариант не выполняется






Инвариант выполняется






Инвариант не выполняется






Инвариант выполняется






Инвариант не выполняется






Инвариант выполняется

– выполнено *Т*



Инвариант не выполняется





Инвариант выпол

выполняется



...но симуляция напрямую не применина в нашем случае

...но симуляция напрямую не применина в нашем случае:

- 1. ARM выполняет инструкции не по порядку;
- 2. "Обещающая" семантика имеет больше явных ограничений.


1. Вводим промежуточную семантику $ARM+\tau$

- 1. Вводим промежуточную семантику $ARM+\tau$
 - обладает явными ограниченями, похожими на "обещающую" семантику;


- 1. Вводим промежуточную семантику $ARM+\tau$
 - обладает явными ограниченями, похожими на "обещающую" семантику;
- 2. Доказываем бисимуляцию между $ARM+\tau$ и ARM;

- 1. Вводим промежуточную семантику $ARM+\tau$
 - обладает явными ограниченями, похожими на "обещающую" семантику;
- 2. Доказываем бисимуляцию между $ARM+\tau$ и ARM;
- 3. Показываем "запаздывающую" симуляцию $ARM+\tau$ "обещающей" семантикой.


- 1. Вводим промежуточную семантику $ARM+\tau$
 - обладает явными ограниченями, похожими на "обещающую" семантику;
- 2. Доказываем бисимуляцию между ARM $+\tau$ и ARM:
- 3. Показываем "запаздывающую" симуляцию $ARM+\tau$ "обещающей" семантикой.



Инвариант: "обещающая" машина ждёт




– выполнено *ARMv*8



Инвариант: "обещающая" машина исполняется




– выполнено *ARMv*8



Инвариант: "обещающая" машина ждёт




– выполнено *ARMv*8



Инвариант: "обещающая" машина ждёт








Инвариант: "обещающая" машина ждёт








Инвариант: "обещающая" машина ждёт








Инвариант: "обещающая" машина ждёт




– выполнено *ARMv*8



Инвариант: "обещающая" машина ждёт




– выполнено *ARMv*8



Инвариант: "обещающая" машина ждёт








Инвариант: "обещающая" машина ждёт




– выполнено *ARMv*8



Инвариант: "обещающая" машина исполняется




– выполнено *ARMv*8




Инвариант: "обещающая" машина исполняется




– выполнено *ARMv*8



Инвариант: "обещающая" машина исполняется




– выполнено *ARMv*8



Инвариант: "обещающая" машина исполняется



– выполнено *ARMv*8



Инвариант: "обещающая" машина ждёт



– выполнено *ARMv*8

"Запаздывающая" симуляция. Формально

Лемма 1:

$$\forall (\mathbf{a}, \mathbf{p}) \in \mathcal{I}_{\mathrm{pre}}, \exists \mathbf{p}', \mathbf{p} \xrightarrow{P_{\mathrm{romise}}} \mathbf{p}', (\mathbf{a}, \mathbf{p}') \in \mathcal{I}_{\mathrm{pre}} \cup \mathcal{I}.$$

Лемма 2

$$\forall (\mathbf{a}, \mathbf{p}) \in \mathcal{I}_{\text{pre}}, \exists n, \{\mathbf{p}_i\}_{i \in [0, n]}, \mathbf{p}_0 = \mathbf{p}, (\forall i < n, \mathbf{p}_i \xrightarrow{\text{Promise}} \mathbf{p}_{i+1}).$$

$$(\forall \textit{i} < \textit{n}, (a, p_{\textit{i}}) \in \mathcal{I}_{\text{pre}}), (a, p_{\textit{n}}) \in \mathcal{I}.$$

Лемма 3:

$$\forall (a, p) \in \mathcal{I}$$
,

$$(\forall a', a \xrightarrow{\neg \text{ Write commit}} a' \Rightarrow (a', p) \in \mathcal{I}_{\text{pre}} \cup \mathcal{I}) \land$$

$$(\forall a', a \xrightarrow{\text{Write commit}} a' \Rightarrow \exists p', p \xrightarrow{\text{Promise write}} p', (a', p') \in \mathcal{I}_{\text{pre}} \cup \mathcal{I}).$$

Лемма 4:

$$\forall (a,p) \in \mathcal{I}, a', a \xrightarrow[ARM+\tau]{} a' \Rightarrow$$

$$\exists p', p \xrightarrow[Promise]{}^* p', (a', p') \in \mathcal{I}.$$

Теорема:

$$\forall Prog, \{a_i\}_{i \in [0...n]},$$

$$\mathbf{a}^{\mathrm{init}}(\mathit{compile}(\mathit{Prog})) = \mathbf{a}_0 \xrightarrow{\Delta \mathrm{RM} + \tau} \mathbf{a}_n, \mathrm{Final}^{\mathrm{ARM} + \tau}(\mathbf{a}_n),$$

$$\exists \{\mathbf{p}_i\}_{i \in [0..k]}, \\ \mathbf{p}^{\text{init}}(Prog) = \mathbf{p}_0 \xrightarrow[\text{Promise}]{\text{Promise}} \dots \xrightarrow[\text{Promise}]{\text{Promise}} \mathbf{p}_k, \text{Final}^{\text{Promise}}(\mathbf{p}_k),$$

same-memory $(\mathbf{a}_n, \mathbf{p}_k)$.

Promising Compilation to ARMv8

Anton Podkopaev¹, Ori Lahav², and Viktor Vafeiadis²

- 1 a.podkopaev@2009.spbu.ru, SPbU, JetBrains, Russia
- 2 {orilahav, viktor}@mpi-sws.org, MPI-SWS, Germany

— Abstract

We prove the correctness of compilation of relaxed memory accesses and release-acquire fences from the "promising" semantics of Kang et al. [8] to the ARMv8 POP machine of Flur et al. [5]. The proof is highly non-trivial, because both the ARMv8 and the promising semantics provide some extremely weak consistency guarantees for normal memory accesses; however, they do so in rather different ways. Being the first formal proof about the ARMv8 POP model, in the process we also had to formalize the semantics of Flur et al. Our proof of compilation correctness to ARMv8 strengthens the results of the Kang et al., who only proved correctness of compilation to x86-TSO and Power, which are much simpler in comparison to ARMv8.

1998 ACM Subject Classification F.3.1 Specifying and Verifying and Reasoning about Programs

Keywords and phrases ARM, Compilation Correctness, Weak Memory Model

Digital Object Identifier 10.4230/LIPIcs...

1 Introduction

One of the major unresolved topics in the semantics of programming languages has to do with giving semantics to concurrent shared-memory programs. While it is well understood that such programs cannot follow the naive paradigm of sequential consistency (SC) [11], it is not completely clear what the right semantics of such concurrent programs should be.

At the level of machine code, the semantics varies a lot depending on the hardware architecture, which is only loosely specified by the vendor manuals. In the last decade, academic researchers have produced formal models for the mainstream hardware architectures (e.g., x86-TSO [17], Power [16, 1], ARMv8 [5]) by engaging in discussions with hardware architects and subjectine existine hardware immlementations to extensive tests.

In this paper, we will focus on the ARMv8 model due to Flur et al. [5], which is the most recent and arguably the most advanced such hardware memory model. Operational in

13

Планы на будущее

 Поддержка остальных конструкций "обещающей" семантики

Механизация доказательства в Сод

Планы на будущее

 Поддержка остальных конструкций "обещающей" семантики

(Read-Modify-Writes, Release/Acquire accesses, SC fences)

• Механизация доказательства в Соф

Спасибо!

Ссылки І



Alglave, J., Maranget, L., and Tautschnig, M. (2014). Herding cats: Modelling, simulation, testing, and data mining for weak memory. *ACM Trans. Program. Lang. Syst.*, 36(2):7:1–7:74.



Batty, M., Owens, S., Sarkar, S., Sewell, P., and Weber, T. (2011). Mathematizing C++ concurrency. In *POPL 2011*, pages 55–66. ACM.



Flur, S., Gray, K. E., Pulte, C., Sarkar, S., Sezgin, A., Maranget, L., Deacon, W., and Sewell, P. (2016).

Modelling the ARMv8 Architecture, Operationally: Concurrency and ISA. In *POPL 2016*, pages 608–621. ACM.



Kang, J., Hur, C.-K., Lahav, O., Vafeiadis, V., and Dreyer, D. (2017). A Promising Semantics for Relaxed-Memory Concurrency. In *POPL 2017*. ACM.



Lahav, O. and Vafeiadis, V. (2016). Explaining Relaxed Memory Models with Program Transformations. In *FM 2016*. Springer.



Manson, J., Pugh, W., and Adve, S. V. (2005). The Java memory model. In *POPL 2005*, pages 378–391. ACM.

Ссылки II



Owens, S., Sarkar, S., and Sewell, P. (2009).

A better x86 memory model: x86-TSO.

In TPHOLs, volume 5674 of LNCS, pages 391-407. Springer.

The first step is a **formal** semantics

allow efficient implementation;

 allow efficient implementation; (x86, Power, ARM)

- allow efficient implementation; (x86, Power, ARM)
- validate compiler optimizations;

- allow efficient implementation; (x86, Power, ARM)
- validate compiler optimizations; (merging, rearranging, etc)

- allow efficient implementation; (x86, Power, ARM)
- validate compiler optimizations; (merging, rearranging, etc)
- allow high-level reasoning.

	Eff. Impl.	Comp. Opt.	HI. Reasoning
Lamport's SC	X	X	✓
C/C++11 MM	✓	1	X
Java MM	✓	X	✓

	Eff. Impl.	Comp. Opt.	HI. Reasoning
Lamport's SC	X	X	✓
C/C++11 MM	1	1	X
Java MM	1	X	✓
	ı	ı	!

A promising semai	ILICS		
[Kang et al., 2017]	1	✓	1

Sketch of the proof:

Sketch of the proof:

• x86 = SC + transformations. Power = "StrongPower" + transformations [Lahav and Vafeiadis, 2016];

Sketch of the proof:

- x86 = SC + transformations,
 Power = "StrongPower" + transformations
 [Lahav and Vafeiadis, 2016];
- the transformations are proved to be sound in the Promise machine;

Sketch of the proof:

- x86 = SC + transformations,
 Power = "StrongPower" + transformations
 [Lahav and Vafeiadis, 2016];
- the transformations are proved to be sound in the Promise machine;
- For every program, SC behaviors
 ⊂ "StrongPower" behaviors
 < behaviors of an axiomatic promise-free version of the
 <p>Promise machine.

Sketch of the proof:

The proof scheme isn't applicable to **ARM**

○ behaviors of an axiomatic promise-free version of the Promise machine.

Sketch of the proof:

The proof scheme isn't applicable to **ARM** and here is why:

C behaviors of an axiomatic promise-free version of the Promise machine.

$$[x] := 0; [y] := 0$$

 $a := [x];$ $||b := [x]; ||c := [y];$
 $[x] := 1$ $||y| := b$ $||x| := c$

Allowed by ARMv8 [Flur et al., 2016]

$$[x] := 0; [y] := 0$$
 $a := [x]; \ // 1 \ b := [x]; \ c := [y];$
 $[x] := 1 \ [y] := b \ [x] := c$

$$[x] := 0; [y] := 0$$

 $a := [x]; // 1 || b := [x]; || c := [y];$
 $[x] := 1 || [y] := b || [x] := c$

The behavior cannot be explained by transformations over a strong enough model.

Compilation scheme

Promise	ARM	
$\overline{[x]_{rlx} := a}$		
$a := [x]_{rlx}$	a := [x]	
fence acq	dmb LD	
fence rel	dmb SY	

Compilation scheme

Promise | ARM

As the compilation scheme is bijection, we use **one** syntax in examples.

fence acq dmb LD fence rel dmb SY

$$[x] := 0; [y] := 0$$

 $[x] := 1; || a := [y];$
 $[y] := 1 || b := [x]$

$$[x] := 0; [y] := 0$$

 $[x] := 1; || a := [y]; // 1$
 $[y] := 1 || b := [x]$

$$[x] := 0; [y] := 0$$

 $[x] := 1; || a := [y]; // 1$
 $[y] := 1 || b := [x] // 0$

$$[x] := 0; [y] := 0$$
 $[x] := 1; || a := [y];$
 $[y] := 1 || b := [x]$

The main memory

$$[x] := 0; [y] := 0$$
 $[x] := 1; ||a := [y];$
 $[y] := 1 ||b := [x]$

Thread 1 Thread 2

The main memory $[x] := 0; [y] := 0$

$$[x] := 0; [y] := 0$$
 $[x] := 1; ||a := [y];$
 $[y] := 1$
 $||b := [x]|$
Thread 1
 $[x] := 1$
 $[x] := 1$
The main memory $[x] := 0; [y] := 0$

$$[x] := 0; [y] := 0$$

$$[x] := 1; || a := [y]; || b := [x]$$

$$[y] := 1 || [x] := 1 || a := [y]$$

$$[x] := 1 || a := [y]$$

$$[x] := 0; [y] := 0$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; || a := [y];$$

$$[y] := 1 || b := [x]$$

$$[y] := 1 || b := [y]$$

$$[x] := 1 || a := [y]$$
The main memory
$$[x] := 0; [y] := 0$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; || a := [y];$$

$$[y] := 1 || b := [x]$$

$$[x] := 1 || b := [x]$$

$$[y] := 1 || a := [y]$$
The main memory
$$[x] := 0; [y] := 0$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; || a := [y];$$

$$[y] := 1 || b := [x]$$

$$[x] := 1 || b := [y]$$

$$[y] := 1$$

$$[y] := 1$$

$$[y] := 0; [y] := 0$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; || a := [y];$$

$$[y] := 1 || b := [x]$$

$$[x] := 1 || b := [y]$$

$$[x] := 0; [y] := 1$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; || a := [y];$$

$$[y] := 1 || b := [x]$$

$$[x] := 1 || b := [x]$$

$$[x] := 1 || b := [x]$$

$$[x] := 0; [y] := 1$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; || a := [y]; || b := [x]$$

$$[y] := 1 || b := [x]$$

$$[x] := 1 || b := [x]$$

$$[x] := 1 || b := [x]$$

$$[x] := 0; [y] := 1$$

```
[x] := 0; [y] := 0
[x] := 1; || a := [y]; // 1

[y] := 1 || b := [x]
         Thread 1 Thread 2
                         b := [x]
           The \underline{\text{main memory}}
[x] := 0; [y] := 1
```

```
[x] := 0; [y] := 0
[x] := 1; \quad a := [y]; \ // 1

[y] := 1 \quad b := [x] \quad // 0
          Thread 1 Thread 2
             The \underline{\text{main memory}}
[x] := 0; [y] := 1
```

```
[x] := 0; [y] := 0
[x] := 1; \quad a := [y]; \quad // 1
[y] := 1 \quad b := [x] \quad // 0
            Thread 1
                                 Thread 2
                                [x] := 1
              The \underline{\text{main}} \underline{\text{mem}} mory [x] := 0; [y] := 1
```

$$[x] := 0; [y] := 0$$
 $[x] := 1; || a := [y]; // 1$
 $[y] := 1 || b := [x] |/ 0$

Thread 1 Thread 2

The main memory $[x] := 1; [y] := 1$

$$[x] := 0; [y] := 0$$

 $[x] := 1;$ $a := [y];$
 $a := [x]$

$$[x] := 0; [y] := 0$$

 $[x] := 1;$ $a := [y]; // 1$
 $[y] := 1$ $b := [x]$

$$[x] := 0; [y] := 0$$
 $[x] := 1;$
 $a := [y]; // 1$
 $a := [y]; // 1$
 $a := [x] // 0$

$$[x] := 0; [y] := 0$$

$$[x] := 1; \quad a := [y];$$

$$dmb \ LD;$$

$$[y] := 1 \quad b := [x]$$

$$Thread \ 1 \quad Thread \ 2$$

$$The main memory$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; \quad a := [y];$$

$$dmb \ LD;$$

$$[y] := 1 \quad b := [x]$$

$$\hline Thread 1 \quad Thread 2$$

$$\hline The main memory \\ [x] := 0; [y] := 0$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; \quad a := [y];$$

$$dmb \ LD;$$

$$[y] := 1 \quad b := [x]$$

$$Thread 1 \quad Thread 2$$

$$[x] := 1$$

$$The \underline{main \ memory}$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; \quad a := [y];$$

$$dmb \ SY; \quad dmb \ LD;$$

$$[y] := 1 \quad b := [x]$$

$$Thread \ 1 \quad Thread \ 2$$

$$dmb \ SY$$

$$[x] := 1$$

$$The \underline{main \ memory}$$

$$[x] := 0; [y] := 0$$

$$[x] := 1; \quad a := [y];$$

$$dmb SY; \quad dmb LD;$$

$$[y] := 1 \quad b := [x]$$

$$[y] := 1$$

$$dmb SY$$

$$[x] := 1$$

$$The main memory$$

$$[x] := 0; [y] := 0$$


$$[x] := 1; \quad a := [y];$$


$$dmb SY; \quad dmb LD;$$

$$[y] := 1 \quad b := [x]$$

$$[y] := 1 \quad dmb SY$$

$$[x] := 1 \quad a := [y]$$
The main memory





$$[x] := 0; [y] := 0$$
 $a := [x];$
 $[x] := 1$
 $[y] := b$
 $[x] := c$

$$[x] := 0; [y] := 0$$
 $a := [x]; \ // 1 \ b := [x]; \ c := [y];$
 $[x] := 1 \ [y] := b$

$$[x] := 0; [y] := 0$$
 $a := [x];$
 $[x] := 1$
 $[y] := b$
 $[x] := c$


$$[x] := 0; [y] := 0$$


$$a := [x]; \qquad ||b := [x]; \qquad ||c := [y];$$


$$[x] := 1 \qquad ||[y] := b \qquad ||[x] := c$$


$$Thread 1 \qquad Thread 2 \qquad Thread 3$$


$$The main memory$$




































































1. Introduce SimInvariant : $T_{State} \times S_{State}$;

- 1. Introduce SimInvariant : $T_{State} \times S_{State}$;
- 2. Show that

$$\forall t, t' \in T_{State}, s \in S_{State}$$
.

- 1. Introduce SimInvariant : $T_{State} \times S_{State}$;
- 2. Show that

```
\forall t, t' \in T_{State}, s \in S_{State}.
    correct(t), t \xrightarrow{\tau} t', SimInvariant(t, s),
```

- 1. Introduce SimInvariant : $T_{State} \times S_{State}$;
- 2. Show that

```
\forall t, t' \in T_{State}, s \in S_{State}.
correct(t), t \underset{T}{\rightarrow} t', SimInvariant(t, s), \\ \exists s' \in S_{State}.s \underset{S}{\rightarrow^*} s', SimInvariant(t', s').
```

The ARM $+\tau$ machine

- Add τ -map component to the ARM state;
- Modify Write Commit rule;
- Modify Propagate rule.

 $\forall Prog, \{\mathbf{s}_i\}_{i \in [0..n]}$,

$$egin{aligned} & \forall \textit{Prog}, \{\mathbf{s}_i\}_{i \in [0..n]}, \ & \mathbf{s}^{ ext{init}}(\textit{Prog}) = \mathbf{s}_0 \xrightarrow[ext{ARM}]{} \dots \xrightarrow[ext{ARM}]{} \mathbf{s}_n, \mathsf{Final}^{ ext{ARM}}(\mathbf{s}_n), \end{aligned}$$

$$orall Prog, \{\mathbf{s}_i\}_{i \in [0..n]}, \ \mathbf{s}^{\mathrm{init}}(Prog) = \mathbf{s}_0 \xrightarrow[\mathrm{ARM}]{} \dots \xrightarrow[\mathrm{ARM}]{} \mathbf{s}_n, \mathrm{Final}^{\mathrm{ARM}}(\mathbf{s}_n), \ \exists \{\mathbf{a}_i | \mathbf{s}_i = \mathrm{ARM}_{state}(\mathbf{a}_i)\}_{i \in [0..n]}, \ \mathbf{a}_0 \xrightarrow[\mathrm{ARM}+ au]{} \dots \xrightarrow[\mathrm{ARM}+ au]{} \mathbf{a}_n.$$

$$orall Prog, \{\mathbf{s}_i\}_{i \in [0..n]}, \ \mathbf{s}^{\mathrm{init}}(Prog) = \mathbf{s}_0 \xrightarrow[\mathrm{ARM}]{} \dots \xrightarrow[\mathrm{ARM}]{} \mathbf{s}_n, \mathrm{Final}^{\mathrm{ARM}}(\mathbf{s}_n), \ \exists \{\mathbf{a}_i | \mathbf{s}_i = \mathrm{ARM}_{state}(\mathbf{a}_i)\}_{i \in [0..n]}, \ \mathbf{a}_0 \xrightarrow[\mathrm{ARM}+ au]{} \dots \xrightarrow[\mathrm{ARM}+ au]{} \mathbf{a}_n.$$

Sketch of the proof:

$$orall Prog, \{\mathbf{s}_i\}_{i \in [0..n]}, \ \mathbf{s}^{ ext{init}}(Prog) = \mathbf{s}_0 \xrightarrow[ARM]{} \dots \xrightarrow[ARM]{} \mathbf{s}_n, \operatorname{Final}^{ARM}(\mathbf{s}_n), \ \exists \{\mathbf{a}_i | \mathbf{s}_i = \operatorname{ARM}_{state}(\mathbf{a}_i)\}_{i \in [0..n]}, \ \mathbf{a}_0 \xrightarrow[ARM+\tau]{} \dots \xrightarrow[ARM+\tau]{} \mathbf{a}_n.$$

Sketch of the proof:

• Construct an order on writes from \mathbf{s}_n ;

$$orall Prog, \{\mathbf{s}_i\}_{i \in [0..n]}, \ \mathbf{s}^{\mathrm{init}}(Prog) = \mathbf{s}_0 \xrightarrow[\mathrm{ARM}]{} \dots \xrightarrow[\mathrm{ARM}]{} \mathbf{s}_n, \mathrm{Final}^{\mathrm{ARM}}(\mathbf{s}_n), \ \exists \{\mathbf{a}_i | \mathbf{s}_i = \mathrm{ARM}_{state}(\mathbf{a}_i)\}_{i \in [0..n]}, \ \mathbf{a}_0 \xrightarrow[\mathrm{ARM}+ au]{} \dots \xrightarrow[\mathrm{ARM}+ au]{} \mathbf{a}_n.$$

Sketch of the proof:

- Construct an order on writes from \mathbf{s}_n ;
- Show \mathbf{s}_i doesn't contradict the order for all i;

$$orall Prog, \{\mathbf{s}_i\}_{i \in [0..n]}, \ \mathbf{s}^{ ext{init}}(Prog) = \mathbf{s}_0 \xrightarrow[ARM]{} \dots \xrightarrow[ARM]{} \mathbf{s}_n, \operatorname{Final}^{ARM}(\mathbf{s}_n), \ \exists \{\mathbf{a}_i | \mathbf{s}_i = \operatorname{ARM}_{state}(\mathbf{a}_i)\}_{i \in [0..n]}, \ \mathbf{a}_0 \xrightarrow[ARM+\tau]{} \dots \xrightarrow[ARM+\tau]{} \mathbf{a}_n.$$

Sketch of the proof:

- Construct an order on writes from \mathbf{s}_n ;
- Show s_i doesn't contradict the order for all i;
- Show the order may coincide with τ s in $\{\mathbf{a}_i\}_{i\in[0..n]}$.