{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":254782576,"defaultBranch":"master","name":"plct-qemu","ownerLogin":"plctlab","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2020-04-11T03:07:30.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/74488655?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1692196290.0","currentOid":""},"activityList":{"items":[{"before":"f324d994d5dc8f0aad75fa907fc3d0a571db4a22","after":"2cf5b88375e580badcac1d8bc676dbed2ed95541","ref":"refs/heads/plct-corev-qemu-upstream","pushedAt":"2023-09-07T01:05:18.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"update name of cv.slet/sletu to cv.sle/sleu based on commit dccee23","shortMessageHtmlLink":"update name of cv.slet/sletu to cv.sle/sleu based on commit dccee23"}},{"before":"d1a733f9b2b0a0040c25306d3d0a026464b05c54","after":"f324d994d5dc8f0aad75fa907fc3d0a571db4a22","ref":"refs/heads/plct-corev-qemu-upstream","pushedAt":"2023-09-06T01:17:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"update name of cv.slet/sletu to cv.sle/sleu based on commit 15f1b30","shortMessageHtmlLink":"update name of cv.slet/sletu to cv.sle/sleu based on commit 15f1b30"}},{"before":null,"after":"749d9ba25ee0e12bd5d4cb359807c1e87e17f5fd","ref":"refs/heads/duo-qemu","pushedAt":"2023-08-16T14:31:30.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"add support for firmware and mrom","shortMessageHtmlLink":"add support for firmware and mrom"}},{"before":"82a45c6c549dc3d51ba2cbf3c7118936f6d72c51","after":"f51dcaba535c3205d85ac79a3fba40817bf7d5d5","ref":"refs/heads/plct-svadu-udpate","pushedAt":"2023-08-16T14:15:36.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Update CSR bits name for svadu extension\n\nThe Svadu specification updated the name of the *envcfg bit from\nHADE to ADUE.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Update CSR bits name for svadu extension"}},{"before":null,"after":"82a45c6c549dc3d51ba2cbf3c7118936f6d72c51","ref":"refs/heads/plct-svadu-udpate","pushedAt":"2023-08-15T02:13:12.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Update CSR bits name for svadu extension\n\nThe Svadu specification updated the name of the *envcfg bit from\nHADE to ADUE.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Update CSR bits name for svadu extension"}},{"before":"64482873d7ef0efddd337b25dad0d982125878d7","after":"ce83923ac238858f2cbc5000a0c3b988e25fbe1e","ref":"refs/heads/plct-riscv-backend-rvv","pushedAt":"2023-07-27T02:19:55.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"add support for vector group, delete reserved v0, fix format problem","shortMessageHtmlLink":"add support for vector group, delete reserved v0, fix format problem"}},{"before":null,"after":"c8d85ba8396004b4fb02c51088486e1fc70c23cd","ref":"refs/heads/plct-smcntrpmf-dev","pushedAt":"2023-07-13T07:28:35.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Add support for Smcntrpmf extension\n\nAdd support for cycle and instret privilege mode filtering mechanism.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Add support for Smcntrpmf extension"}},{"before":"0cdf18aa9b04df075f5ac5d23a014333ed6892a1","after":"d1a733f9b2b0a0040c25306d3d0a026464b05c54","ref":"refs/heads/plct-corev-qemu-upstream","pushedAt":"2023-07-12T08:16:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"81d09c6: When same register is used as address and destination (rD == rs1)\nfor post-incremented loads (rs1!), loaded data has highest priority over\nincremented address when writing to this same register.","shortMessageHtmlLink":"81d09c6: When same register is used as address and destination (rD ==…"}},{"before":null,"after":"ab7ce31a26d55290ade5c2464ba397d411e5fa51","ref":"refs/heads/plct-bf16-upstream-v3","pushedAt":"2023-07-03T07:14:56.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Add disas support for BF16 extensions\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Add disas support for BF16 extensions"}},{"before":"3411563001e646fe54ac6613406324df25b209db","after":"7bc818968c2871217a37c42d89877e099dd1cf90","ref":"refs/heads/ruyi-qemu","pushedAt":"2023-06-24T08:17:15.514Z","pushType":"push","commitsCount":1,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"expose p extension property","shortMessageHtmlLink":"expose p extension property"}},{"before":"e50074ef021a772f18ef23a31e476e87cdb64092","after":"64482873d7ef0efddd337b25dad0d982125878d7","ref":"refs/heads/plct-riscv-backend-rvv","pushedAt":"2023-06-21T13:09:31.741Z","pushType":"pr_merge","commitsCount":15,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"Merge pull request #14 from Swung0x48/plct-riscv-backend-rvv\n\ntcg/riscv: Utilitizing RISC-V 'V' extension in the backend","shortMessageHtmlLink":"Merge pull request #14 from Swung0x48/plct-riscv-backend-rvv"}},{"before":"5f42c3375d45108cf14f50ac8ba57c2865e75e9c","after":"5692a39f329413a00020a61fff95aff6b9884a73","ref":"refs/heads/master","pushedAt":"2023-06-16T12:51:48.114Z","pushType":"push","commitsCount":10000,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"Merge tag 'pull-aspeed-20230615' of https://github.com/legoater/qemu into staging\n\naspeed queue:\n\n* extension of the rainier machine with VPD contents\n* fixes for Coverity issues\n* new \"bmc-console\" machine option\n* new \"vfp-d32\" ARM CPU property\n\n# -----BEGIN PGP SIGNATURE-----\n#\n# iQIzBAABCAAdFiEEoPZlSPBIlev+awtgUaNDx8/77KEFAmSLQjcACgkQUaNDx8/7\n# 7KE/XRAAkMZN7o+5vR7NocAbj9FasFq8G5Du8L5V52k7kjhmTIMtY2StKyXYBI4o\n# MXe89P88gT5kmwAzyzFVkbLwZcS9wnA/71Pv+dc9Fe9fK9Q+1Tn9AGR+nJM7ZsOk\n# qOP2SUfKqoeHBlFaWJAFSs09jPOzQr0elB55YErwXkjkJN9+PcI5l8E3aZGZz9qQ\n# SZY1JpBYXidoF3bqEfQUs1SzszfFOrW9QYO5s93EYfyXTsV93JPfKVviy8DtNQjc\n# EE+mSgvGSELu8ODMzk/b+O1OQ39S+AJ/qoqhYFZWrsxhROfLiFxV8ksAX52sdJeY\n# z7hot8KUaAka2to+7OFQJn6N9i12MsSZ17XQhoOKC0IMwDtFIMFTIm7fkwxuJh9m\n# ktiadL6MEWZCiiq8jLkM1sz/V9BcVEV/zI2WAJnOh8tniGG9U2xWGL7Ijf2Lnxs7\n# P8cjT0XfBB6LzyEk1OSCScoBBdc3bHJD4xUpnr1ehscg58gyaPVMkkTziqWbeVH1\n# CvxmGufS0jYXYS5R4/U4PEY5FQdBww77x/JTXx/NYc0ZWetgKCA/jqFtSgINgtdd\n# jKFHPnvOv8NWDagy/+Vb0xZPHbXoYkliMtAV789FujI/6VzPrdW8YljPos/rX/oY\n# b6/Yh1vCwuzVRut5wqMNefmX1ez36rdy3KDvg99Pu3Ln4QqBXhE=\n# =qTHL\n# -----END PGP SIGNATURE-----\n# gpg: Signature made Thu 15 Jun 2023 06:54:15 PM CEST\n# gpg: using RSA key A0F66548F04895EBFE6B0B6051A343C7CFFBECA1\n# gpg: Good signature from \"Cédric Le Goater \" [undefined]\n# gpg: WARNING: This key is not certified with a trusted signature!\n# gpg: There is no indication that the signature belongs to the owner.\n# Primary key fingerprint: A0F6 6548 F048 95EB FE6B 0B60 51A3 43C7 CFFB ECA1\n\n* tag 'pull-aspeed-20230615' of https://github.com/legoater/qemu:\n target/arm: Allow users to set the number of VFP registers\n aspeed: Introduce a \"bmc-console\" machine option\n aspeed: Use the boot_rom region of the fby35 machine\n aspeed: Introduce a boot_rom region at the machine level\n aspeed/hace: Initialize g_autofree pointer\n hw/arm/aspeed: Add VPD data for Rainier machine\n\nSigned-off-by: Richard Henderson ","shortMessageHtmlLink":"Merge tag 'pull-aspeed-20230615' of https://github.com/legoater/qemu …"}},{"before":"5f42c3375d45108cf14f50ac8ba57c2865e75e9c","after":"5692a39f329413a00020a61fff95aff6b9884a73","ref":"refs/heads/master","pushedAt":"2023-06-16T12:51:47.995Z","pushType":"push","commitsCount":10000,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"Merge tag 'pull-aspeed-20230615' of https://github.com/legoater/qemu into staging\n\naspeed queue:\n\n* extension of the rainier machine with VPD contents\n* fixes for Coverity issues\n* new \"bmc-console\" machine option\n* new \"vfp-d32\" ARM CPU property\n\n# -----BEGIN PGP SIGNATURE-----\n#\n# iQIzBAABCAAdFiEEoPZlSPBIlev+awtgUaNDx8/77KEFAmSLQjcACgkQUaNDx8/7\n# 7KE/XRAAkMZN7o+5vR7NocAbj9FasFq8G5Du8L5V52k7kjhmTIMtY2StKyXYBI4o\n# MXe89P88gT5kmwAzyzFVkbLwZcS9wnA/71Pv+dc9Fe9fK9Q+1Tn9AGR+nJM7ZsOk\n# qOP2SUfKqoeHBlFaWJAFSs09jPOzQr0elB55YErwXkjkJN9+PcI5l8E3aZGZz9qQ\n# SZY1JpBYXidoF3bqEfQUs1SzszfFOrW9QYO5s93EYfyXTsV93JPfKVviy8DtNQjc\n# EE+mSgvGSELu8ODMzk/b+O1OQ39S+AJ/qoqhYFZWrsxhROfLiFxV8ksAX52sdJeY\n# z7hot8KUaAka2to+7OFQJn6N9i12MsSZ17XQhoOKC0IMwDtFIMFTIm7fkwxuJh9m\n# ktiadL6MEWZCiiq8jLkM1sz/V9BcVEV/zI2WAJnOh8tniGG9U2xWGL7Ijf2Lnxs7\n# P8cjT0XfBB6LzyEk1OSCScoBBdc3bHJD4xUpnr1ehscg58gyaPVMkkTziqWbeVH1\n# CvxmGufS0jYXYS5R4/U4PEY5FQdBww77x/JTXx/NYc0ZWetgKCA/jqFtSgINgtdd\n# jKFHPnvOv8NWDagy/+Vb0xZPHbXoYkliMtAV789FujI/6VzPrdW8YljPos/rX/oY\n# b6/Yh1vCwuzVRut5wqMNefmX1ez36rdy3KDvg99Pu3Ln4QqBXhE=\n# =qTHL\n# -----END PGP SIGNATURE-----\n# gpg: Signature made Thu 15 Jun 2023 06:54:15 PM CEST\n# gpg: using RSA key A0F66548F04895EBFE6B0B6051A343C7CFFBECA1\n# gpg: Good signature from \"Cédric Le Goater \" [undefined]\n# gpg: WARNING: This key is not certified with a trusted signature!\n# gpg: There is no indication that the signature belongs to the owner.\n# Primary key fingerprint: A0F6 6548 F048 95EB FE6B 0B60 51A3 43C7 CFFB ECA1\n\n* tag 'pull-aspeed-20230615' of https://github.com/legoater/qemu:\n target/arm: Allow users to set the number of VFP registers\n aspeed: Introduce a \"bmc-console\" machine option\n aspeed: Use the boot_rom region of the fby35 machine\n aspeed: Introduce a boot_rom region at the machine level\n aspeed/hace: Initialize g_autofree pointer\n hw/arm/aspeed: Add VPD data for Rainier machine\n\nSigned-off-by: Richard Henderson ","shortMessageHtmlLink":"Merge tag 'pull-aspeed-20230615' of https://github.com/legoater/qemu …"}},{"before":null,"after":"3411563001e646fe54ac6613406324df25b209db","ref":"refs/heads/ruyi-qemu","pushedAt":"2023-06-16T08:30:56.791Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"fix vext version problem","shortMessageHtmlLink":"fix vext version problem"}},{"before":"9b57c7eb7dec4b424f5533a79902ca30720885f3","after":"c91f413a943a922060a1be6ecad96d5db162b56c","ref":"refs/heads/plct-spmp-dev","pushedAt":"2023-06-15T13:21:48.067Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"add support for spmp","shortMessageHtmlLink":"add support for spmp"}},{"before":null,"after":"9b57c7eb7dec4b424f5533a79902ca30720885f3","ref":"refs/heads/plct-spmp-dev","pushedAt":"2023-06-15T08:28:37.373Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"add support for spmp","shortMessageHtmlLink":"add support for spmp"}},{"before":"ae03650a994b163710bcef6596ad5d0f1c90efe4","after":"e2df7654fa0a5abb520659a17c193d48af7c7bf0","ref":"refs/heads/plct-bf16-upstream-v2","pushedAt":"2023-06-15T02:46:28.609Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Add disas support for BF16 extensions\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Add disas support for BF16 extensions"}},{"before":"25a620a1584531b36c070836d383123c5398a944","after":"ae03650a994b163710bcef6596ad5d0f1c90efe4","ref":"refs/heads/plct-bf16-upstream-v2","pushedAt":"2023-06-15T02:21:28.057Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Add disas support for BF16 extensions\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Add disas support for BF16 extensions"}},{"before":null,"after":"e7d8d0b90bc851cf2fb915922e6ecda7d0f6e915","ref":"refs/heads/plct-addr-xl-upstream","pushedAt":"2023-06-14T03:26:45.681Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: update cur_pmbase/pmmask based on mode affected by MPRV\n\nPointer mask is also affected by MPRV which means cur_pmbase/pmmask\nshould also take MPRV into consideration. As pointer mask for instruction\nis not supported currently, so we can directly update cur_pmbase/pmmask\nbased on address related mode and xlen affected by MPRV now.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: update cur_pmbase/pmmask based on mode affected by MPRV"}},{"before":"6b3778f2599b3159961b09fa621fbd01c20b86e5","after":"e50074ef021a772f18ef23a31e476e87cdb64092","ref":"refs/heads/plct-riscv-backend-rvv","pushedAt":"2023-06-11T13:11:29.425Z","pushType":"push","commitsCount":1,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"remove workflows","shortMessageHtmlLink":"remove workflows"}},{"before":"2d535ec84584063840f27b6e2fc132f5c868384c","after":"6b3778f2599b3159961b09fa621fbd01c20b86e5","ref":"refs/heads/plct-riscv-backend-rvv","pushedAt":"2023-06-10T12:24:27.064Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Fix initialized value for cur_pmmask\n\nWe initialize cur_pmmask as -1(UINT32_MAX/UINT64_MAX) and regard it\nas if pointer mask is disabled in current implementation. However,\nthe addresses for vector load/store will be adjusted to zero in this\ncase and -1(UINT32_MAX/UINT64_MAX) is valid value for pmmask when\npointer mask is enabled.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Fix initialized value for cur_pmmask"}},{"before":null,"after":"11f7b0100c3689bb61bc20da475f050d1ef20099","ref":"refs/heads/plct-xuantie-rebase","pushedAt":"2023-06-07T07:08:12.152Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"Add support for lichee Pi boards (most reuse virt machine currently)","shortMessageHtmlLink":"Add support for lichee Pi boards (most reuse virt machine currently)"}},{"before":null,"after":"6299a7d9d5c0b1ebe6d4c90616b9f6fe0ba11f25","ref":"refs/heads/plct-ruyi-dev-6.1.0","pushedAt":"2023-06-07T07:07:17.356Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"Add support for lichee Pi boards (most reuse virt machine currently)","shortMessageHtmlLink":"Add support for lichee Pi boards (most reuse virt machine currently)"}},{"before":null,"after":"cd9316efb05108accf1ae2825a895fd11bde4286","ref":"refs/heads/plct-mpv-upstream-v2","pushedAt":"2023-06-03T13:43:05.500Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Remove redundant assignment to SXL\n\nSXL is initialized as env->misa_mxl which is also the mxl value.\nSo we can just remain it unchanged to keep it read-only.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang \nReviewed-by: Daniel Henrique Barboza \nReviewed-by: Alistair Francis ","shortMessageHtmlLink":"target/riscv: Remove redundant assignment to SXL"}},{"before":null,"after":"a0a005eb8716fa2807965bcbf84b0f476b6e51ef","ref":"refs/heads/plct-mpv-upstream","pushedAt":"2023-05-29T12:07:37.122Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Remove redundant assignment to SXL\n\nSXL is initialized as env->misa_mxl which is also the mxl value.\nSo we can just remain it unchanged to keep it read-only.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Remove redundant assignment to SXL"}},{"before":"434b01a9342d829bc8c51a9948b38f52a409fb93","after":"6c885dfba84bc427993dab3ffd89f65d680b6df4","ref":"refs/heads/plct-zacas-dev","pushedAt":"2023-05-29T01:16:43.215Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Add support for Zacas extension\n\nAdd support for amocas.w/d/q instructions\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Add support for Zacas extension"}},{"before":null,"after":"2d535ec84584063840f27b6e2fc132f5c868384c","ref":"refs/heads/plct-riscv-backend-rvv","pushedAt":"2023-05-29T00:58:38.539Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Remove pc_succ_insn from DisasContext\n\npc_succ_insn is no longer useful after the introduce of cur_insn_len\nand all pc related value use diff value instead of absolute value.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang \nReviewed-by: Richard Henderson \nReviewed-by: Alistair Francis ","shortMessageHtmlLink":"target/riscv: Remove pc_succ_insn from DisasContext"}},{"before":null,"after":"434b01a9342d829bc8c51a9948b38f52a409fb93","ref":"refs/heads/plct-zacas-dev","pushedAt":"2023-05-26T08:56:49.302Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Add support for Zacas extension\n\nAdd support for amocas.w/d/q instructions\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang ","shortMessageHtmlLink":"target/riscv: Add support for Zacas extension"}},{"before":null,"after":"2d535ec84584063840f27b6e2fc132f5c868384c","ref":"refs/heads/plct-pcrel-upstream-v3","pushedAt":"2023-05-26T07:21:52.361Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"target/riscv: Remove pc_succ_insn from DisasContext\n\npc_succ_insn is no longer useful after the introduce of cur_insn_len\nand all pc related value use diff value instead of absolute value.\n\nSigned-off-by: Weiwei Li \nSigned-off-by: Junqiang Wang \nReviewed-by: Richard Henderson \nReviewed-by: Alistair Francis ","shortMessageHtmlLink":"target/riscv: Remove pc_succ_insn from DisasContext"}},{"before":"6b22a66154529f38e63e7fc7ce933ba2ebaf49f6","after":"f499ca8e1e98ae9a3dee5224817c40685f781180","ref":"refs/heads/plct-pm-0.5.4","pushedAt":"2023-05-25T11:51:44.832Z","pushType":"push","commitsCount":1,"pusher":{"login":"liweiwei90","name":null,"path":"/liweiwei90","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/34847211?s=80&v=4"},"commit":{"message":"remove unused comments and fix check to requiring Zicsr","shortMessageHtmlLink":"remove unused comments and fix check to requiring Zicsr"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADew2h2wA","startCursor":null,"endCursor":null}},"title":"Activity · plctlab/plct-qemu"}