

# ECE 124 - W22

## Digital Circuits and Systems

### Full Course Notes

With Prof Otman Basir

---

My notes cover all the course material; at least, everything on the final was on here. Hope they help!

---

# ECE 124 Notes 1

$$\star (x+y)(x+z) = x + yz \star$$

$$\star x+xy = x \star$$

computer aided design

## 1 Intro

• We'll use CAD & FPGAs (Field Programmable Logic Devices)

• Everything's binary

0-minterm  
1-maxterm

## Combination Circuits

Don't care about time  $\Rightarrow$

## Sequential Circuits

Have a sense of time  $\Rightarrow$

## 2 Analog/Digital, Design, & Number types

Analog: the input/output IS the number (Physical)

Digital: stuff is in BINARY (logical).

Binary (2), Octal (8), Hex (16)  
 Bi  $\rightarrow$  Oct: groups of 3  
 Bi  $\rightarrow$  Hex: groups of 4

Within Radix R: FOR NEGATIVE NUMBERS

R'S complement:  $r^n - N$  for  $n \neq 0$  ( $0 \rightarrow 0$ )

### Complement:

How much you need to add to get to the maximum single digit...

Another way: Each digit is  $(r-1) - \langle \text{digit} \rangle$ , then add 1.

$(r-1)$ 's complement: Just don't add 1

## Design Cycle


- Learn what the product requires.
- Specifications & initial design
- Is the design correct? **NO**
- Prototype implementation and testing
- Meets specifications? **Yes!** congrats!

## 3 Switches

Groups of gates: "Logic Circuit"

$L(x) = X$  is a Logic Function

Precidence:  
 NOT  
 AND  
 OR



Name	Operators	Gates
AND	f.f	$\overline{\square}$
OR	f+f	$\overline{\square}$
NOT	$\overline{f}$ , f', !f, ~f	$\overline{\square}$
NAND	$\overline{f.f}$	$\overline{\square}$
NOR	$\overline{f+f}$	$\overline{\square}$

## Boolean Algebra

Axioms: AND  $\begin{matrix} 1a \\ 2a \\ 3a \end{matrix} 0 \cdot 0 = 0 \quad 0 \cdot 1 = 1 \quad 1 \cdot 0 = 0$   
 OR  $\begin{matrix} 1b \\ 2b \\ 3b \end{matrix} 0 + 0 = 0 \quad 0 + 1 = 1 \quad 1 + 0 = 1$   
 NOT  $\begin{matrix} 4a \\ 25 \\ 26 \end{matrix} x = 0 \Rightarrow \overline{x} = 1 \quad \overline{x} = 1 \Rightarrow x = 0$

## 1-Variable

Theorems:  $x = x \cdot 1 = x \cdot x = x + 0 = x + x = x$   
 $0 = x \cdot \overline{x} = x - 0 \quad 1 = x + 1 = x + \overline{x}$

## 4 Synthesis

Minterm: each variable appears once:  $m_5 = x_1 \overline{x}_2 x_3$

Maxterm: each variable appears once:  $M_6 = \overline{x}_1 + \overline{x}_2 + x_3$

### Sum-of-Products-form

"AND" each minterm with its function value, and "OR" those together:

x	y	f(x, y)	minterm
0	0	1	$m_0 = \overline{x}\overline{y}$
0	1	1	$m_1 = \overline{x}y$
1	0	0	$m_2 = x\overline{y}$
1	1	1	$m_3 = xy$

$$f(x, y) = m_0 \cdot 1 + m_1 \cdot 1 + m_2 \cdot 0 + m_3 \cdot 1 \\ = \overline{x}\overline{y} + \overline{x}y + xy$$

### Product-of-Sums-form

"AND" each maxterm with NOT its function value, and "OR" those together:

The same function as left becomes:  
 $f(x, y) = M_0 \cdot \overline{1} \cdot M_1 \cdot \overline{1} \cdot M_2 \cdot \overline{0} \cdot M_3 \cdot \overline{1}$   
 $= M_2 = (\overline{x} + y)$

## 2- or 3-Variable

Theorems:  $\begin{matrix} 10 \\ 11 \end{matrix} x \cdot y = y \cdot x \quad \begin{matrix} 6a \\ 6b \end{matrix} x + y = y + x \quad \begin{matrix} 7a \\ 7b \end{matrix} x + (y + z) = (x + y) + z \quad \begin{matrix} 3a \\ 3b \end{matrix} x \cdot (y \cdot z) = (x \cdot y) \cdot z$  Commutativity  
 $\begin{matrix} 12 \\ 13 \end{matrix} x \cdot (y + z) = x \cdot y + x \cdot z \quad \begin{matrix} 14 \\ 15 \end{matrix} x + (y \cdot z) = (x + y) \cdot (x + z) \quad \begin{matrix} 16 \\ 17 \end{matrix} x \cdot (x + y) = x \quad \begin{matrix} 18 \\ 19 \end{matrix} x + x \cdot y = x \quad \begin{matrix} 20 \\ 21 \end{matrix} x \cdot y + x \cdot z + \overline{x} \cdot z = x \cdot y + \overline{x} \cdot z \quad \begin{matrix} 22 \\ 23 \end{matrix} (x + y) \cdot (y + z) \cdot (\overline{x} + z) = (x + y) \cdot (\overline{x} + z)$  Distributivity  
 Associativity  
 Absorption  
 Combination  
 DeMorgan's Theorem  
 Consensus

KMap: alternative to truth table

$x_1$	$x_2$	f
0	0	1 $m_0$
0	1	1 $m_1$
1	0	0 $m_2$
1	1	1 $m_3$

$$f(x, y) = m_0 \cdot 1 + m_1 \cdot 1 + m_2 \cdot 0 + m_3 \cdot 1 \\ = \overline{x}\overline{y} + \overline{x}y + xy$$

## 5 Karnaugh Maps

$\leq 5$  inputs

### Minimum SOP:

### Minimizing SOP Representations

- ① Select rectangles (product terms) with as many 1's as you can ( $2^n$ ,  $n \in \mathbb{N}$ )
- ② Cover all the 1's; it's solid to cover a 1 multiple times

Minimizing POS:  
 • surround 0's  
 • AND the sumterms

### Canonical & Standard Forms:

- Sum of Products
- Product of sums

eg.  $x_1 x_2 x_3$   
 $\begin{matrix} 000 \\ 001 \\ 010 \\ 011 \\ 100 \\ 101 \\ 110 \\ 111 \end{matrix}$

$$\Rightarrow f = (\overline{x}_1 + x_2 + x_3)(\overline{x}_1 + \overline{x}_3)$$

# ECE 124 Notes 2

$x_n \rightarrow$  uncomplemented (positive) literal

$x:D(n) \rightarrow$  don't-cares

## ⑥ Function Minimization

$$f = \bar{x}w + yw + \bar{z}yx \rightarrow \text{COST: } 1\text{OR} + 3\text{AND} + 1\text{GATEINPUTS} = 14 \text{ COST}$$

★ We can always form a cover with only prime implicants ★


### XOR & XNOR

$$f_{XOR} = X_1 \oplus X_2$$

$$= \bar{X}_1 X_2 + X_1 \bar{X}_2$$

$$f_{XNOR} = X_1 \oplus X_2$$

$$= \bar{X}_1 \bar{X}_2 + X_1 \cdot X_2$$



## ⑦ Implementations

SOP: -plane of NOT gates  
-plane of AND gates  
-a single big OR gate



POS: -NOT gates  
-OR gates  
-an AND gate

• Product term: any AND of literals

### STANDARD SOP & POS

no requirement for terms to be min or max; instead, only any P or S terms!

### Associative | NOT Associative



## Terminology

• Completely Specified: every input has a defined (specific) output.

• Incompletely Specified: opposite

• Sets of minterms:

• on-set: output is 1

• off-set: output is 0

• dc-set: output is X (don't care)

## More Terminology


• Implicant: product term with outputs always 1 (rectangle in k-map)

• Prime Implicant: removing a literal would result in a non-implicant


• Cover: collection of implicants that cover every value of 1

• Essential Prime Implicant: if it's the only prime implicant that can include any specific minterm

### SOP with NAND



### POS with NOR



## ⑧ CAD & Physics

Computer Aided Design (& Drafting)

↳ VHDL

VHSIC Hardware Description Language

↳ VHSIC

Very High Speed Integrated Circuit

★ Variable names are CASE INsensitive

★ Concurrency: everything in parallel

### VHDL Circuit Description

• Entity Declaration: inputs & outputs

↳ describes "outside world" interface

• Architecture Definition

↳ describes the circuit's implementation

### DATA OBJECTS

[IN OUT] [INOUT] [BUFFER]

• Signals  
• constants  
• variables


See Slides For Syntax

### TRANSISTORS as SWITCHES

x = "low"      x = "high"      (Type of transistor)

MOSFET  
Metal Oxide Semiconductor Field-Effect Transistor  
(n-channel or p-channel)

### Functional Decomposition



$$q = x_1 + x_2 + x_5$$

## ⑨ Tabular Method

### Functional Decomposition

$$\text{If } f(x_1, x_2, x_3) = \bar{x}_1 x_2 x_3 + x_1 \bar{x}_2 x_3 + x_1 x_2 \bar{x}_3$$

$$\text{Then } f = (\bar{x}_1 x_2 + x_1 \bar{x}_2) x_3 + (x_1 x_2 + \bar{x}_1 \bar{x}_2) x_4$$

$$\text{Let } g(x_1, x_2) = \bar{x}_1 x_2 + x_1 \bar{x}_2 \text{ so } g'(x_1, x_2) = x_1 x_2 + \bar{x}_1 \bar{x}_2$$

$$f = g x_3 + g' x_4$$

### Minterm List (list 1)

- List all applicable minterms
- Group them based on # of 1's in binary representation

$$f = \sum m(0, 4, 8, 10, 11, 12, 13, 15)$$

# of 1's	mi	4-literal Implicants
0	0	0000
1	4	0100    ✓
2	8	1000
3	12	1010    ✓
4	15	1100    ✓

### Prime Implications (list 2)

- Combine implicants who differ by 1 with preceding.
- Check off terms of list 1 that appear in list 2

combination	3L - Implicants	combo	2L
0, 4	0X00	✓	0, 4, 8
0, 8	X000		10, 12
8, 10	10X0	✓	0, 4, 8, 10, 11, 12, 13, 15
4, 12	X100		
8, 12	1X00	✓	
8, 11	101X		
10, 11	101X	✓	
12, 13	110X		
11, 15	11X1		
13, 15	11X1		

### List 3

- Same like list 2, but make sure X's align.

We would repeat N times if we could

### Essential PIs

- PI: not checked off
- EPI: only ✓ in a column
- FINAL ANSWER: Sum the EPIS! (min cost!)

PIs	0	4	8	10	11	12	13	15
P1	=10X0			✓	✓			
P2	=101X					✓	✓	
P3	=110X							✓
P4	=1X11						✓	✓
P5	=11X1						✓	✓
P6	=XX00	✓	✓	✓	✓	✓	✓	✓

# ECE 124 Notes [3]

## 10) Petrick's Method (branch & bound method)

- Form a function that's true when all columns are covered
  - Make a SUM of PI's that cover the minterms
  - AND all those sums together
- Reduce that function algebraically, to a min SOP.
  - $(x+y)(x+z) = x+yz \& x+xy = x$
  - Be aware: each product term represents a solution!
- Determine minimum solutions (fewest # of PI's & literals)
- Choose the terms(s) with min # of literals; write out the corresponding minimum sum of PI's!

ROM → Read-only Memory  
 PROM → Programmable Memory

m inputs  $\geq 2^m \times n$  ROM  
 n outputs "by".

## 12) Combinatorial Circuits

### Binary half-adder

x	y	sum	cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{sum} = \bar{x}y + \bar{y}x$$

$$\text{cout} = xy$$

### Binary full-adder

$$\text{sum} = x \oplus y \oplus \text{cin}$$

$$\text{cout} = xy + \text{cin}(x \oplus y)$$

### Ripple adder for n-bits

Linking many full-adders!  
 Performance:  $2n+1$   
 (it's made of half-adders)

### Carry look-ahead adder

- p(i): propagate; sum
- g(i): generate; cout

use functional substitution

$$C_1 = g_0 + p_0 C_0$$

$$C_2 = g_1 + C_1 P_1 = g_1 + p_1 g_0 + p_1 p_0 C_0$$

$$C_3 = g_2 + C_2 P_2 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 C_0$$

$$C_4 = \dots$$

Performance: 3 units


### Magnitude comparators

equality of bits:  $e_i = a_i \text{bit } b_i \text{at } i$

overall equality:  $(A=B) = e_1 e_{n-1} \dots e_n$

inequality of bits: conceptual algorithm

also, remember:  $(A \leq B) = (A=B) + (A > B)$



### Binary subtracter

subtraction is same as addition of two's complement


$$a_{15}a_{14}\dots a_0 - b_{15}\dots b_0 \text{ sub?}$$

$$c_{15} \leftarrow s_{15}s_{14}\dots s_0$$

Can add or subtract!

## 13) Sequential Circuits (& recognizers)

Combinational vs Sequential



Synchronous vs Asynchronous



circuit behaviour is determined from knowledge of values at discrete instances in time

circuit behaviour is determined by signals at any instance in time, and the order the inputs change.

Latches - type of storage element (helps: asynchronous)

• Level sensitive: operate at 0 or 1, not 0 or 1 "rising edge"

NOR SR Q̄ → (1, 0) means Q=1  
 SR Q̄ → (0, 0) is stored  
 Latch: Q̄ → (0, 1) means Q=0  
 Latch: (1, 0) → (1, 1) is undesirable!




$\oplus \leftrightarrow \text{XOR}$

Subtraction: addition of two's complement form

## 11) Multi-Level Combinational Circuits (Modules)

### Multiplexer (MUX)



Function Synthesis (~MUX)  
 Shannon's Expansion


$$f(w_1, w_2, \dots, w_n) = w_1' f(0, w_2, \dots, w_n) + w_1 f(1, w_2, \dots, w_n)$$

"cofactors" of f, respect to  $w_1$


$$\text{eq: } f_{w_1} = w_2' f_{w_1, w_2} + w_2 f_{w_1, w_2}$$

$$\text{eq: } f_{w_1, w_2} = f(0, 1, w_3, \dots)$$


### Decoder (binary decoder)



### Encoder (binary encoder)



### De-Multiplexer




- generates error when more than 1 input is high
- "priority" encoder doesn't!

## Performance

1 logic gate ≡ 1 "unit" of delay

○ Circuit's performance is determined by the longest path.

≡ Tradeoff: Area vs. delay



## Overflow Detection

→ if you need  $n+1$  bits

≡ Unsigned numbers: if there is a carry-out from the MSB (Most Significant Bit), then there's overflow.


## Busses

A bundle of wires that carries data someplace! "16-bit bus"

In this course we'll never have  $> 2$  sources driving at the same time; we use multiplexers as control!

## CLOCK SIGNAL


Used to control behaviour of a circuit at discrete points in time.




# ECE 124 Notes 4

## 13.2 Latches (ct'd)


### Schematic Symbols



**D-latch** captures the logic level that's present on the Data line when the Control is high;  
 $C=1 \rightarrow Q=D$   
 $C=0 \rightarrow Q=\text{it's previous value}$





## 14 Flip Flops





### D-Flip-Flop (DFF)

- Updates on rising edge
- "clear" updates instantly
- negated clock? falling edge!




### Toggle FF



T-FF if  $J=K=1$   
D-FF otherwise

$(J=0) \times$   
 $(K=R) \star$


## Multi-Cell Storage Components



### Parallel Load Shift Register

- series & parallel input (& output)

## Counters




### DFF with clear/preset


- clear/preset are asynchronous
- clear/preset are active-low
- to make "clear" synchronous, do:  $\text{clear} = \overline{D} = \overline{P}$

## 15 Synchronous Counters, Analysis, & Design



### 4-bit Sync Counter



### Now with Enable & Clear



### DFF-based counters



### Modulo-N counter

See lecture notes  
Week-b-3 pg 7

### Johnson Counter

Modified ring counter to produce the following:

See lecture notes for schematic (week-b-3 pg 8)

AKA "inverse feedback counter"  
"twisted ring counter"

### Ring counter

Implemented similar to a Johnson counter

### BCD counter


Counts from zero to nine!

### Shortest clock that works

Find propagation delay:  
 ↳ Find longest "trickle" time...  
 ↳ and add tsetup+thold

## FSM-Finite State Machine

consists of:



W: circuit input  
Z: circuit output  
Q: current state

sequential circuits

Moore is Less

### Moore Machine

FSM except  $Z$  depends only on  $Q$  (sync w/clock)

•  $Z$  changes synchronously

### Mealy Machine

FSM except  $Z$  depends on  $Q$  and  $W$  (sync w/input)  
•  $Z$  changes asynchronously

## 16 Sequential Circuits

↳ Types of Finite State Machines

### State Diagram

- Possible states: state bubbles
- Possible transitions: directed edges
- Circuit outputs: labelled on those

### Edge-in State Diagram

Indicates the transitions based on state when the rising edge returns

### Moore

$\sim A/01$   
state A  
output 01

### Mealy

$\sim A/01$   
state A  
in 0  
in 1  
out 0  
out 1

Any sequential circuit can be described with a state diagram that's either Mealy or Moore.


### Purpose of Reset:

We want to know what the system's at when it starts/restarts

## 17 State/Transition Tables

Alternate form to state diagrams:

### State Diagram




### State Table

curr state $Q_0, Q_1$	next state $Q_0, Q_1$		output Z
	$X=0$	$X=1$	
00	00	01	0
01	10	01	0
10	00	11	0
11	10	01	1

Master vs Slave: slave gives output  
 rising edge      falling edge

$XOR_i$ : odd number of highs!




### Moore

### Mealy

O

### JK-FF Diagram



# ECE 124 Notes 5

## DESIGN

### 18 Synchronous Circuit Design

USE CASES (word problem) → State Diagram (Mealy State + In, Moore State)

State Table

FF choice (Each FF is one bit)

+0  
ext. in  
+1  
next state  
+2  
flip-flop values

DFF choice!  
JK = complex choice.

Excitation Tables

IF DFF, these are equal!

FF input equations

Output equations

Circuit Schematic!

### 19 (17!) Circuit Analysis

#### Procedure:

- Identify the FFs used to hold the current state
- Identify the outputs of the circuit
- Write the logic equations for circuit outputs & FF inputs ("next state equations")
- Use the "next state equations" to derive a state table w/ next state and outputs
- (optional) Make a state diagram from the state table.

## ANALYSIS

THAT BUT BACKWARDS

Using sentences to describe to left

### 19 State Reduction

The State Assignment problem...

- make the output the curr state; perhaps adding "extra bits"
- more than minimum FFs
- potentially lots of unused states

binary value of state  
encoding for outputs

### State Box

operation of sequential circuit  
indicates FSM states  
name → binary code  
register operation or output

### 20 Algorithm State Machines ASM

- Take advantage of registers & counters.
- use decoders & muxes for logic.

#### \* Data Paths (X)

- information reception + delivery
- \* Control Paths (D, T, JK...)
- logic between things

#### \* Modular SyDe

- RTL → between registers
- register transfer level
- \* STATUS SIGNALS for control paths
- ASM charts flow of computation

### Reduction


States are equivalent if:

- they give identical outputs
- they give same/equivalent next states

methods for reduction

Implication charts, Merger Diagrams, Partitioning

CURR	next		out
	A=0	A=1	
S0	S3	S2	1 1
S1	S0	S4	0 0
S2	S3	S0	1 1
S3	S1	S3	0 0
S4	S2	S1	0 0




S1	S2	S3	S4
X	X	X	X
X	X	X	X
X	X	X	X
X	X	X	X

↳ under which conditions are any of these equivalent?

### Decision Box

impact of input on the control system  
implemented using a magnitude comparator (MC)



R2 ← R1 Transfer from register 1 to 2

if (T1=1) then R2 ← R1 condition

R4 ← R4 Shift right


Conditional Box

indicates assignments following a decision box; data transfer usually

exit path from decision box

Register operation or output

### 21 ASM 2



Hilary

"Less is Moore"

↳ depends on less; ie. not on prev. state or input

"NOR is Normal"

NOR latches are the normal ones

# ECE 124 Notes 6

→ "Loop" through logic gates


## (22) Asynchronous Sequential Circuits

- Feedback loops that resemble latches

### Asynchronous Analysis

Identify: has latches? Async! or equivalent...

Generally: stable state is unpredictable



## (24) Races, Cycles, State Assignment

eg	$y_1, y_2$	$x$
	0 1	
	0 0	0 0
	0 1	0 1
	1 0	0 1
	1 0	0 0

00 → 11 RACE  
 $y_1$  changes first  
00 → 10 (stable)  
 $y_2$  changes first  
00 → 01 → 11 (stable)  
change simultaneously  
00 → 11 (stable)

This is a critical race.  
(different stable states)


### (25) State Reduction

A and B are compatible if, for each input combo:

- [1] They have same outputs AND { where specified ← [X]}
- [2] They have compatible next states { specified ← [X]}

Implication Chart

Merger Diagram  
(choose largest cliques) (loops)



## (26) State Assignment

Shared Row SA    Multirow SA    One-hot SA

## (27) RAM & ROM

PAL: Programmable Array Logic  
↳ products followed by sums

Erasable  
Electrically  
Programmable  
Read-  
Only  
Memory

"programming" means blowing fuses to give some bits = 0  
only do it once!  
erasable w/ UV light  
electrically erasable

RAM ↪ soft Random access memory  
READ and WRITE

PLA Programmable Logic array  
implements SOP  
input buffers & inverters → AND → OR

PAL Programmable array logic  
PLA but the OR plane is fixed

CPLD → very big SPLDs connected by Programmable Routing Fabric

gotta program the multiplexer select lines

transition table			flow table		
$y_1, y_2$	$y_1, y_2, z$	$y_1, y_2$	$y_1, y_2, z$	$y_1, y_2$	$y_1, y_2, z$
00	01, 0	0	a	b,	0
01	10, 0	0	b	c,	0
10	10, 0	0	c	c,	1
11	01, 0	0	d	b,	0

would be multiple based on X

$y_1, y_2$	$y_1, y_2, z$	$y_1, y_2$	$y_1, y_2, z$
00	01, 0	0	a
01	10, 0	0	b
10	10, 0	0	c
11	01, 0	0	d

• Stability: stable means steady state (unchanging).

• Fundamental Mode Operation:  
↳ only one input can change at a time  
↳ it changes only if circuit is stable

• Circle stable states in your transition tables:

curr	next	output
$y_1$	$y_1$	$y_1$
0	0	1
1	1	0

whatever to!

• Primitive flow table  
↳ one stable state per row

## DEFINITIONS

### PROCEDURE

Analysis w/ Latches

① Label latch output & feedback path

② Logic equations for  $S_j$  and  $R_j$

③  $[X]$  Must have to work correctly:  
 $S \cdot R = 0 \leftarrow \text{NOR}$   $\text{NAND} \rightarrow S + R = 0$  "normal"

④ Use known behaviour for outputs:  
 $Y = S + R \cdot y \leftarrow \text{NOR}$   $\text{NAND}, Y = \bar{S} + R \cdot \bar{y}$  "logic equations"

⑤ Make transition table

⑥ (perhaps) Make flow table

### Design

① Make Primitive Flow Table

② Reduce flow table

③ Do State Assignment (no race conditions)

④ Next & Output logic equations

⑤ Draw circuit

If adjacent minterms aren't covered, a HAZARD EXISTS

bc	a	00	01	11	10
0	0	0	1	0	0
1	0	1	1	1	1

$$f = ab + \bar{b}c$$

bc	a	00	01	11	10
0	0	0	1	0	0
1	0	1	1	1	1

$$f = ab + \bar{b}c + ac$$

hazard free

for 2-level circuits, removing all static hazards guarantees no hazards

must have 0, or 1)

SPLD Simple programmable logic device.  
↳ add some FFs after a PLA or PAL

# ECE 124 Notes [7]


\*practice\*

- convert to JK FF (from state diagram)
- draw circuit out of state table
- Decoder, and memory stuff
- multiplexer system (w/enable)
- Counter system (w/ load)
- Full Adder system

- merger diagrams
- partitioning (in)
- critical races (RF)
- recognize a pattern
- ASM chart

## 28) FPGAs

Field  
Programmable  
Gate  
Arrays



asymmetric clock cycle == non-uniform duty cycle

inverted clocks make it harder to function

## 29) Timing Analysis

### Cycle Times

FF outputs take time to arrive back as inputs

To reach in time, our maximum frequency for 2 FFs is:

$$T_{cycle} \geq T_{clock\_out} + T_{data} + T_{su} + (T_{clk1} - T_{clk2}) \\ = f_{cycle}$$

without violating  
the set-up time

clock skew (+ or -)

### Pins of a Chip

SU -	$t_f \rightarrow$ time when FF CLK INPUT active
cc -	$t_{ck} \rightarrow$ CLK PIN
hold -	$t_{df} \rightarrow$ data FF time
	$t_{dc} \rightarrow$ data PIN time
	$t_{sv} \rightarrow$ su wrt. FF CLK (for FF input)
	$t_h \rightarrow$ FF hold time
	$t_{setup} \rightarrow$ PIN su
	$t_{hold} \rightarrow$ PIN hold



its a garbage meme but its kinda on point. you got this :)