EVM Application #2

Creating a Sine Modulated PWM Signal Using the TMS320F240 EVM

APPLICATION REPORT: SPRA411

David Figoli

Digital Signal Processing Solutions January 1999



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty, or endorsement thereof.

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Contents

Abstract	
Product Support	8
Related Documentation	
World Wide Web	8
Email	
Overview	9
Module(s) Used	9
Input	g
Output	
Background and Methodology	10

Tables

Table 1.	Look-Up Table Example 1	11
Table 2.	Look-Up Table Example 2	11

EVM Application #2

Creating a Sine Modulated PWM Signal Using the TMS320F240 EVM

Abstract

This document describes the EVM Application #2, which generates an asymmetrical pulse width modulated (PWM) signal with a varying duty cycle. This application is implemented using C2xx Assembly code. Included in this document are:

- Modules used
- Input and output information
- □ Background information on how the sine wave is implemented and generated
- □ Code used with the target system, the Texas Instruments (TI™) TMS320F240 Evaluation Module (EVM)



Product Support

Related Documentation

The following list specifies product names, part numbers, and literature numbers of corresponding TI documentation.

 Digital Signal Processing Applications with the TMS320 Family: Theory, Algorithms, and Implementations Volume 1, Literature number SPRA012A

World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

Email

For technical issues or clarification on switching products, please send a detailed email to dsph@ti.com. Questions receive prompt attention and are usually answered within one business day.



Overview

This application generates an asymmetrical pulse width modulated (PWM) signal with a varying duty cycle. The period of the PWM signal is 0.05ms, which is equivalent to a 20kHz signal. The duty cycle is modulated with a sine function that can be varied in frequency. The implementation of the sine wave modulation is through a look-up table. This application is implemented using C2xx Assembly code. The algorithm described in this application report was implemented using the TI TMS320F240 EVM.

Module(s) Used

	Event	Manager	Module
--	-------	---------	--------

□ General Purpose Timer 1

Input

None

Output

T1PWM / T1CMP



Background and Methodology

The implementation of the sine wave modulated PWM signal is simply a modification of Application #1 (PWM0.ASM) except that the compare registers are modified periodically instead of being held constant.

The generation of the sine wave is performed using a look up table. To be able to control the frequency of the modulation with some accuracy, a method based on the modulo mathematical operation is used (i.e. any overflow is disregarded and only the remainder is kept)¹.

In this application a 16-bit counter is used to determine the location of the next value. A step value is added to the counter every time a new value from the sine table is to be loaded. By changing the value of the step, one can accurately control the frequency of the sine wave.

Although a 16-bit counter is used, the upper byte determines the location of the next sine value to be used; thus, by changing how quickly values overflow from the lower byte (i.e., manipulating the step value), the frequency of the sine wave can be changed. The modulo mathematical operation is used when there is overflow in the accumulator from the lower word to the upper word. When an overflow occurs, only the remainder (lower word) is stored.

For example, the counter is set to 0000h and the step value is set to 40h. Every time a value is to be looked up in the table, the value 40h is added to the counter; however, since the upper byte is used as the pointer on the look up table, the first, second, and third values will point to the same location. In the fourth step, which results in an overflow into the upper byte, the value that is loaded will change. Since the upper byte is used as the pointer, the look-up table has 256 values, which is equivalent to the number of possibilities for an 8-bit number: 0 to 255. Additionally, since the upper word of the accumulator is disregarded, the pointer for the sine look up table does not need to be reset.

_

¹ For more information reference the Texas Instruments application note, *Digital Signal Processing Applications with the TMS320 Family: Theory, Algorithms, and Implementations Volume 1*, literature number SPRA012A.



Table 1. Look-Up Table Example 1

Step	Accumulator	Counter	Pointer	Step Value = 40h
0	0000 0000h	0000h	00h	1 st value of sine table
1	0000 0040h	0040h	00h	
2	0000 0080h	0080h	00h	
3	0000 00C0h	00C0h	00h	
4	0000 0100h	0100h	01h	2 nd value of sine table
•	•	•		•
•	•	•		•
•	•	•		•
n	0000 FFC0h	FFC0h	FFh	256 th value of sine table
n+1	0001 0000h	0000h	00h	1 st value of sine table
n+2	0000 0040h	0040h	00h	

The step size controls the frequency that is output; as a result, the larger the step, the quicker the overflow into the upper byte, and the faster the pointer traverses through the sine look-up table.

Table 2. Look-Up Table Example 2

Step	Counter	Pointer	Step Value = C0h
0	0000h	00h	1 st value of sine table
1	00C0h	00h	
2	0180h	01h	2 nd value of sine table
3	0240h	02h	3 rd value of sine table
4	0300h	03h	4 th value of sine table

Although the step size indicates how quickly the pointer moves through the look up table, the step size does not provide much information about the approximate frequency that the sine wave will be modulating the PWM signal. To determine the frequency of the sine wave, determine how often the value in the compare register will be modified.

In this application, the routine to load a new value in the compare register is accessed every time that the timer value matches the value in the period register. Consequently, the routine will be accessed at the same frequency as the PWM signal (20kHz). Because the compare register will be updated each time that the period register and the timer values are equal, the routine that modifies the compare register will be implemented as an interrupt service routine. As a result, the proper registers, EVIMRA and the core IMR need to unmask the proper interrupt levels so that the compare register can be updated.



The frequency that the sine wave will be modulated at can be calculated from the following formula

$$f(step) = \frac{step}{T_s \times 2^n}$$

where:

f(step) = desired frequency

 T_S = the time period between each update (in this case, the PWM period)

n = the number of bits in the counter register

step = the step size used

The frequency that the PWM signal will be modulated is proportional to the step size and inversely proportional to the size of the counter register and the period at which the routine is accessed. Thus, to increase the resolution that one can increment or decrement the frequency of the PWM modulation, one needs to have a larger counting register or access the routine at a slower frequency by increasing the period.

Since this program is interrupt driven, once the registers have been set for the PWM signal, the program can be ended with an unconditional branch and the output will continue because of the interrupt structure. The output will stop when the user halts the program or the software masks the corresponding interrupt levels.

Adding the following watch in the debugger environment

wa *FREQSTEP,,u

will allow one to modify the step size to change the frequency of modulation.



```
; File Name:
            pwm1.asm
; Originator: Digital Control systems Apps group - Houston
; Target System: 'C240 Evaluation Board
             Pulse Width Modulator - Sets up the registers
; Description:
             for an asymmetric PWM output. The output is a
             square wave with a sine wave modulated duty cycle.
             PWM Period is 0.05ms => 20kHz
             Entering the command
                wa *FREQSTEP,,u
             Allows one to change the step size to change
              the frequency in the debugger environment
; Last Updated: 20 June 1997
.include f240regs.h
;-----
; Vector address declarations
;______;
                .sect ".vectors"
           B START ; Reset Vector
RSVECT
INT1
            B PHANTOM ; Interrupt Level 1
            B SINE ; Interrupt Level 2
B PHANTOM ; Interrupt Level 3
TNT2
INT3
            В
                PHANTOM ; Interrupt Level 4
INT4
INT5
            B PHANTOM; Interrupt Level 5
            В
                PHANTOM ; Interrupt Level 6
INT6
                PHANTOM ; Reserved
            B
B
RESERVED
SW_INT8
                PHANTOM ; User S/W Interrupt
SW INT9
            В
                PHANTOM ; User S/W Interrupt
SW_INT10
            В
                PHANTOM ; User S/W Interrupt
                PHANTOM ; User S/W Interrupt
            В
SW INT11
SW INT12
            B PHANTOM ; User S/W Interrupt
            B PHANTOM ; User S/W Interrupt
SW INT13
                PHANTOM ; User S/W Interrupt
SW_INT14
            В
           B
B
                PHANTOM ; User S/W Interrupt
SW_INT15
                PHANTOM ; User S/W Interrupt
SW_INT16
TRAP
            В
                PHANTOM ; Trap vector
                PHANTOM ; Non-maskable Interrupt
NMINT
            В
            B PHANTOM ; Emulator Trap
EMU TRAP
            B PHANTOM ; User S/W Interrupt
SW INT20
            B PHANTOM ; User S/W Interrupt B PHANTOM ; User S/W Interrupt
SW_INT21
SW_INT22
SW_INT23 B PHANTOM ; User S/W Interrupt
```



```
; M A I N C O D E - starts here
.text
              NOP
START:
        SETC
              INTM
                    ;Disable interrupts
              SPLK #0002h, IMR ; Mask all core interrupts
                            ; except INT2
              LACC IFR
                           ;Read Interrupt flags
                           ;Clear all interrupt flags
              SACL IFR
              CLRC SXM
                           ;Clear Sign Extension Mode
                        Reset Overflow Mode
              CLRC OVM
              CLRC CNF
                           ;Config Block B0 to Data mem
;-----
; Set up PLL Module
; -----
             LDP #00E0h
;The following line is necessary if a previous program set the PLL
;to a different ;setting than the settings which the application
; uses. By disabling the PLL, the CKCR1 register can be modified so
; that the PLL can run at the new settings when it is re-enabled.
              SPLK #000000001000001b, CKCR0 ; CLKMD=PLL Disable
                                        ;SYSCLK=CPUCLK/2
                   5432109876543210
;
              SPLK #000000010111011b,CKCR1
                             ; CLKIN(OSC)=10MHz, CPUCLK=20MHz
;CKCR1 - Clock Control Register 1
; Bits 7-4 (1011) CKINF(3)-CKINF(0) - Crystal or Clock-In
                       Frequency
                       Frequency = 10MHz
 Bit 3
             (1) PLLDIV(2) - PLL divide by 2 bit
;
                       Divide PLL input by 2
 Bits 2-0 (011) PLLFB(2)-PLLFB(0) - PLL multiplication ratio
;
                       PLL Multiplication Ration = 4
                   5432109876543210
              SPLK #000000011000001b,CKCR0 ;CLKMD=PLL Enable
                                        ;SYSCLK=CPUCLK/2
;CKCR0 - Clock Control Register 0
   Bits 7-6 (11) CLKMD(1), CLKMD(0) - Operational mode of
                       Clock Module
                       PLL Enabled; Run on CLKIN on exiting low
;
                       power mode
 Bits 5-4 (00) PLLOCK(1), PLLOCK(0) - PLL Status.
```



```
READ ONLY
   Bits 3-2
              (00) PLLPM(1), PLLPM(0) - Low Power Mode
;
                         LPM0
;
   Bit 1
              (0)
                    ACLKENA - 1MHz ACLK Enable
                         ACLK Disabled
   Bit 0
              (1)
                    PLLPS - System Clock Prescale Value
;
                         f(sysclk)=f(cpuclk)/2
ï
                     5432109876543210
;
               SPLK #0100000011000000b, SYSCR ; CLKOUT=CPUCLK
;SYSCR - System Control Register
   Bit 15-14
              (01) RESET1, RESETO - Software Reset Bits
                        No Action
;
   Bits 13-8
              (000000) Reserved
;
   Bit 7-6
               (11) CLKSRC1, CLKSRC0 - CLKOUT-Pin Source
;
                         Select
                         CPUCLK: CPU clock output mode
  Bit 5-0
              (000000)Reserved
               SPLK #006Fh, WDCR ; Disable WD if VCCP=5V
                              ; (JP5 in pos. 2-3)
               KICK_DOG
                                   ;Reset Watchdog
; -----
; Set up Digital I/O Port
;-----
               LDP #225 ;DP=225, Data Page to Configure OCRA
                    5432109876543210
               SPLK #001110000000000b,OCRA
;OCRA - Output Control Register A
   Bit 15
              (0)
                  CRA.15 - IOPB7
   Bit 14
              (0) CRA.14 - IOPB6
   Bit 13
              (1) CRA.13 - T3PWM/T3CMP
   Bit 12
              (1) CRA.12 - T2PWM/T2CMP
;
   Bit 11
              (1) CRA.11 - T1PWM/T1CMP
   Bit 10
              (0) CRA.10 - IOPB2
;
   Bit 9
              (0)
                  CRA.9 - IOPB1
              (0) CRA.8 - IOPB0
;
   Bit 8
   Bits 7-4
              (0000) Reserved
   Bit 3
              (0)
                  CRA.3 - IOPA3
;
   Bit 2
               (0) CRA.2 - IOPA2
               (0) CRA.1 - IOPA1
   Bit 1
;
   Bit 0
               (0)
                   CRA.0 - IOPA0
; - Event Manager Module Reset
; *
```



```
This section resets all of the Event Manager Module Registers.
    This is necessary for silicon revision 1.1; however, for
; *
    silicon revisions 2.0 and later, this is not necessary
; –
; *
;DP=232 Data Page for the Event Manager
              #0000h,GPTCON ;Clear General Purpose Timer Control
  SPLK
              #0000h,T1CON ;Clear GP Timer 1 Control
  SPLK
              #0000h,T2CON ;Clear GP Timer 2 Control
  SPLK
              #0000h,T3CON ;Clear GP Timer 3 Control
  SPLK
              #0000h,COMCON ;Clear Compare Control
  SPLK
              #0000h,ACTR
  SPLK
                   ;Clear Full Compare Action Control Register
              #0000h,SACTR
  SPLK
                   ;Clear Simple Compare Action Control Register
  SPLK
              #0000h, DBTCON
                   ;Clear Dead-Band Timer Control Register
              #0000h,CAPCON ;Clear Capture Control
  SPLK
              #OFFFFh, EVIFRA; Clear Interrupt Flag Register A
  SPLK
              #OFFFFh, EVIFRB; Clear Interrupt Flag Register B
  SPLK
  SPLK
              #OFFFFh, EVIFRC; Clear Interrupt Flag Register C
              #0000h, EVIMRA ; Clear Event Manager Mask Register A
  SPLK
              #0000h, EVIMRB ; Clear Event Manager Mask Register B
  SPLK
              #0000h,EVIMRC ;Clear Event Manager Mask Register C
  SPLK
End of RESET section for silicon revision 1.1
;-----
; Set up Event Manager Module
                          ; T1Compare Initialized to 0
; T1Period Initialized to
              .set 0
T1COMPARE
              .set 1000
T1PERIOD
                             ;1000 = 20kHz value
              .text
              LDP #232
                            ;DP=232, Data Page for
                             ; Event Manager Addresses
              SPLK #T1COMPARE, T1CMPR; T1CMPR = 0
;
                    2109876543210
              SPLK #000001010101b, GPTCON
;GPTCON - GP Timer Control Register
```



```
Bit 15
                       T3STAT - GP Timer 3 Status. READ ONLY
                 (0)
   Bit 14
                 (0)
                       T2STAT - GP Timer 2 Status. READ ONLY
;
                       T1STAT - GP Timer 1 Status. READ ONLY
   Bit 13
                 (0)
;
   Bits 12-11
                (00) T3TOADC - ADC start by event of GP Timer 3
                          No event starts ADC
   Bits 10-9
                (00) T2TOADC - ADC start by event of GP Timer 2
;
                         No event starts ADC
;
   Bits 8-7
                 (00) T1TOADC - ADC start by event of GP Timer 1
;
                          No event starts ADC
                 (1)
   Bit 6
                       TCOMPOE - Compare output enable
;
                          Enable all three GP timer compare outputs
;
   Bits 5-4
                 (01) T3PIN - Polarity of GP Timer 3 compare
;
                          output
                          Active Low
;
   Bits 3-2
                 (01) T2PIN - Polarity of GP Timer 2 compare
;
;
                          output
                          Active Low
   Bits 1-0
                (01) T1PIN - Polarity of GP Timer 1 compare
;
                          output
                          Active Low
;
                 SPLK #T1PERIOD, T1PR ; T1PR = 1000
                 SPLK #0000h,T1CNT ; Initialize Timer 1
SPLK #0000h,T2CNT ; Initialize Timer 2
                 SPLK #0000h,T3CNT
                                       ; Initialize Timer 3
                        5432109876543210
;
                 SPLK #000100000000110b, T1CON
;T1CON - GP Timer 1 Control Register
   Bits 15-14 (00) FREE, SOFT - Emulation Control Bits
                          Stop immediately on emulation suspend
   Bits 13-11 (010) TMODE2-TMODE0 - Count Mode Selection
;
                          Continuous-Up Count Mode
   Bits 10-8
                 (000) TPS2-TPS0 - Input Clock Prescaler
;
                          Divide by 1
;
   Bit 7
                 (0)
;
                       Reserved
   Bit 6
                 (0)
                      TENABLE - Timer Enable
;
                          Disable timer operations
   Bits 5-4
                (00) TCLKS1, TCLKS0 - Clock Source Select
                          Internal Clock Source
;
   Bits 3-2
                (01) TCLD1, TCLD0 - Timer Compare Register
;
                         Reload Condition
;
                          When counter is 0 or equals period
;
                          register value
;
   Bit 1
                 (1)
                       TECMPR - Timer compare enable
;
                          Enable timer compare operation
   Bit 0
                 (0)
                       Reserved
                        5432109876543210
;
                 SPLK #000000000000000b, T2CON ; Not used
```



```
;T2CON - GP Timer 2 Control Register
   Bits 15-14 (00) FREE, SOFT - Emulation Control Bits
;
                          Stop immediately on emulation suspend
   Bits 13-11
                 (000) TMODE2-TMODE0 - Count Mode Selection
;
;
                          Stop/Hold
;
   Bits 10-8
                 (000) TPS2-TPS0 - Input Clock Prescaler
                          Divide by 1
;
                       TSWT1 - GP Timer 1 timer enable bit
   Bit 7
;
                 (0)
                          Use own TENABLE bit
;
   Bit 6
                 (0)
                       TENABLE - Timer Enable
;
                          Disable timer operations
;
;
   Bits 5-4
                 (00) TCLKS1, TCLKS0 - Clock Source Select
                          Internal Clock Source
;
                 (00) TCLD1, TCLD0 - Timer Compare Register
;
   Bits 3-2
                          Reload Condition When counter is 0
;
;
   Bit 1
                 (0)
                       TECMPR - Timer compare enable
                          Disable timer compare operation
;
;
   Bit 0
                 (0)
                       SELT1PR - Period Register select
;
                          Use own period register
                        5432109876543210
;
                 SPLK #000000000000000b, T3CON ; Not Used
;T3CON - GP Timer 3 Control Register
    Bits 15-14
                (00) FREE, SOFT - Emulation Control Bits
;
                          Stop immediately on emulation suspend
   Bits 13-11
                (000) TMODE2-TMODE0 - Count Mode Selection
;
                             Stop/Hold
;
;
   Bits 10-8
                 (000) TPS2-TPS0 - Input Clock Prescaler
                            Divide by 1
                       TSWT1 - GP Timer 1 timer enable bit
;
   Bit 7
                 (0)
                          Use own TENABLE bit
                       TENABLE - Timer Enable
;
   Bit 6
                 (0)
;
                          Disable timer operations
                 (00) TCLKS1, TCLKS0 - Clock Source Select
;
   Bits 5-4
                          Internal Clock Source
;
;
   Bits 3-2
                 (00) TCLD1, TCLD0 - Timer Compare Register
                          Reload Condition When counter is 0
;
   Bit 1
                 (0)
                       TECMPR - Timer compare enable
                          Disable timer compare operation
;
   Bit 0
                 (0)
                       SELT1PR - Period Register select
                          Use own period register
                 SBIT1 T1CON, B6 MSK
                                        ;Sets Bit 6 of T1CON
;T1CON - GP Timer 1 Control Register
   Bit 6
                (1) TENABLE - Timer Enable
                          Enable Timer Operations
         SPLK
                 #OFFFFh, EVIFRA
                                   ;Clear all pending interrupts
         SPLK
                 #0080h,EVIMRA
                                 ;Enable Timer 1 Period Interrupt
```



```
;-----
; Generate Sine Wave Modulated PWM
;-----
               .bss TABLE,1 ; Keeps address of the pointer in
                              ; the SINE Table
               .bss TOPTABLE,1 ; Keeps the reset value for the
                              ;pointer
               .bss COMPARET1,1;A register to do calculations
                              ; since the
                              ;T1CMPR register is double
                              ;buffered
               .bss FREQSTEP,1 ;Frequency modulation of the sine
                              ;wave
               .bss MODREG,1 ; Rolling Modulo Register
               .bss SINEVAL,1 ; Value from look up table
NORMAL .set
               500
               .text
               LDP
                    #0
                                  ;DP = 0
               SPLK #0000h, TABLE ; Initialize Pointer to Top
               SPLK #STABLE, TOPTABLE ; Initialize TOPTABLE to
                                   ; address of sine table
               SPLK #4,FREQSTEP
                                  ;Set the step size to 4
               SPLK #0000h, MODREG ; Initialize the 16 bit
                                   ; counter register
               CLRC INTM
                                 ; Enable interrupts
END
               B END
                          ;End of Program
;-----
; Generate PWM Sine Wave ISR
               LDP \#0 ; DP = 0
LACC MODREG ; ACC = 16 bit Counter Register
SINE
               ADD FREQSTEP ; ACC = Counter + Step
               SACL MODREG ; Counter assigned new value
               LACC MODREG,8 ; ACC = Counter shifted to left
                             ; by 8
               SACH TABLE
                              ; TABLE = upper byte of
                             ; counter = pointer
               LACC TABLE
                             ; ACC = TABLE = Pointer
               ADD TOPTABLE ; Offset Addr from top of table
               TBLR SINEVAL ; Read sine value and store to
                              ; SINEVAL
```



;Normalization of the Sine value to prevent the compare value from ; being negative

```
_{
m LT}
              SINEVAL
                            ; TREG = SINEVAL (Q15)
MPY
              #NORMAL
                            ; PREG = TREG * NORMAL (Q30)
                            ; NORMAL = T/2
PAC
                            ; ACC = PREG (Q30)
SACH
              COMPARET1,1 ; COMPARET1 = PREG (Q15)
              COMPARET1 ; ACC = COMPARET1
#NORMAL ; ACC = COMPARET1
LACC
ADD
              #NORMAL
                            ; ACC = COMPARET1 + NORMAL
LDP
              #232
                            ; DP = 232
                            ; T1CMPR = ACC = Normalize Sine
SACL
              T1CMPR
                             ; Value
```

;Clear the interrupt flags of the Event Manager Module

LACC	EVIFRA	; ACC = EVIFRA
SACL	EVIFRA	; EVIFRA = ACC; resets the
		; interrupt flag
CLRC	INTM	; Enable core interrupts
RET		; Return to end of program



SPRA411 ; Sine look-up table ; No. Entries : 256 : 360 deg ; Angle Range ; Number format : Q15 with range -1 < N < +1 ;SINVAL ; Index Angle Sin(Angle) 0 0 0.0000 STABLE ; .word .word 804 1 1.41 ; 0.0245 2.81 .word 1608 ; 2 0.0491 ; 3 2410 4.22 0.0736 .word .word 3212 ; 4 5.63 0.0980 7.03 4011 ; 5 0.1224 .word 6 8.44 .word 4808 ; 0.1467 7 ; .word 5602 9.84 0.1710 .word 6393 8 ; 11.25 0.1951 7179 9 ; 0.2191 .word 12.66 10 .word 7962 ; 14.06 0.2430 ; .word 8739 11 15.47 0.2667 .word 9512 ; 12 16.88 0.2903 ; .word 10278 13 18.28 0.3137 .word 11039 ; 14 19.69 0.3369 ; 15 .word 11793 21.09 0.3599 .word 12539 ; 16 22.50 0.3827 13279 ; 17 .word 23.91 0.4052 14010 ; 18 25.31 0.4276 .word ; 19 .word 14732 26.72 0.4496 .word 15446 ; 20 28.13 0.4714 16151 ; 21 29.53 0.4929 .word .word 16846 ; 22 30.94 0.5141 ; .word 17530 23 32.34 0.5350 .word 18204 ; 24 33.75 0.5556 ; 25 .word 18868 35.16 0.5758 19519 ; 26 36.56 0.5957 .word



.word	29268	;	45	63.28	0.8932
.word	29621	;	46	64.69	0.9040
.word	29956	;	47	66.09	0.9142
.word	30273	;	48	67.50	0.9239
.word	30571	;	49	68.91	0.9330
.word	30852	;	50	70.31	0.9415
.word	31113	;	51	71.72	0.9495
.word	31356	;	52	73.13	0.9569
.word	31580	;	53	74.53	0.9638
.word	31785	;	54	75.94	0.9700
.word	31971	;	55	77.34	0.9757
.word	32137	;	56	78.75	0.9808
.word	32285	;	57	80.16	0.9853
.word	32412	;	58	81.56	0.9892
.word	32521	;	59	82.97	0.9925
.word	32609	;	60	84.38	0.9952
.word	32678	;	61	85.78	0.9973
.word	32728	;	62	87.19	0.9988
.word	32757	;	63	88.59	0.9997
.word	32767	;	64	90.00	1.0000
.word	32757	;	65	91.41	0.9997
.word	32728	;	66	92.81	0.9988
.word	32678	;	67	94.22	0.9973
.word	32609	;	68	95.63	0.9952
.word	32521	;	69	97.03	0.9925
.word	32412	;	70	98.44	0.9892
.word	32285	;	71	99.84	0.9853
.word	32137	;	72	101.25	0.9808
.word	31971	;	73	102.66	0.9757
.word	31785	;	74	104.06	0.9700
.word	31580	;	75	105.47	0.9638
.word	31356	;	76	106.88	0.9569
.word	31113	;	77	108.28	0.9495
.word	30852	;	78	109.69	0.9415
.word	30571	;	79	111.09	0.9330
.word	30273	;	80	112.50	0.9239
.word	29956	;	81	113.91	0.9142
.word	29621	;	82	115.31	0.9040
.word	29268	;	83	116.72	0.8932
.word	28898	;	84	118.13	0.8819
.word	28510	;	85	119.53	0.8701
.word	28105	;	86	120.94	0.8577
.word	27683	;	87	122.34	0.8449
.word	27245	;	88	123.75	0.8315
.word	26790	;	89	125.16	0.8176
.word	26319	;	90	126.56	0.8032
.word	25832	;	91	127.97	0.7883
.word	25329	;	92	129.38	0.7730
.word	24811	;	93	130.78	0.7572
.word	24279	;	94	132.19	0.7410
.word	23731	;	95	133.59	0.7242
.word	23170	;	96	135.00	0.7071



.word	22594	;	97	136.41	0.6895
.word	22005	;	98	137.81	0.6716
.word	21403	;	99	139.22	0.6532
.word	20787	;	100	140.63	0.6344
.word	20159	;	101	142.03	0.6152
.word	19519	;	102	143.44	0.5957
.word	18868	;	103	144.84	0.5758
.word	18204	;	104	146.25	0.5556
.word	17530	;	105	147.66	0.5350
.word	16846	;	106	149.06	0.5141
.word	16151	;	107	150.47	0.4929
.word	15446	;	108	151.88	0.4714
.word	14732	;	109	153.28	0.4496
.word	14010	;	110	154.69	0.4276
.word	13279	;	111	156.09	0.4052
.word	12539	;	112	157.50	0.3827
.word	11793	;	113	158.91	0.3599
.word	11039	;	114	160.31	0.3369
.word	10278	;	115	161.72	0.3309
.word	9512	;	116	163.13	0.2903
				164.53	0.2903
.word	8739	;	117		
.word	7962	;	118	165.94	0.2430
.word	7179	;	119	167.34	0.2191
.word	6393	;	120	168.75	0.1951
.word	5602	;	121	170.16	0.1710
.word	4808	;	122	171.56	0.1467
.word	4011	;	123	172.97	0.1224
.word	3212	;	124	174.38	0.0980
.word	2410	;	125	175.78	0.0736
.word	1608	;	126	177.19	0.0491
.word	804	;	127	178.59	0.0245
.word	0	;	128	180.00	0.0000
.word	64731	;	129	181.41	-0.0245
.word	63927	;	130	182.81	-0.0491
.word	63125	;	131	184.22	-0.0736
.word	62323	;	132	185.63	-0.0980
.word	61524	;	133	187.03	-0.1224
.word	60727	;	134	188.44	-0.1467
.word	59933	;	135	189.84	-0.1710
.word	59142	;	136	191.25	-0.1951
.word	58356	;	137	192.66	-0.2191
.word	57573	;	138	194.06	-0.2430
.word	56796	;	139	195.47	-0.2667
.word	56023	;	140	196.88	-0.2903
.word	55257	;	141	198.28	-0.3137
.word	54496	;	142	199.69	-0.3369
.word	53742	;	143	201.09	-0.3599
.word	52996	;	144	202.50	-0.3827
.word	52256	;	145	202.50	-0.3027
.word	51525	;	145	205.31	-0.4052
	50803			205.31	-0.4276
.word		;	147		
.word	50089	;	148	208.13	-0.4714



.word	49384	;	149	209.53	-0.4929
.word	48689	;	150	210.94	-0.5141
.word	48005	;	151	212.34	-0.5350
.word	47331	;	152	213.75	-0.5556
.word	46667	;	153	215.16	-0.5758
.word	46016	;	154	216.56	-0.5957
.word	45376	;	155	217.97	-0.6152
.word	44748	;	156	219.38	-0.6344
.word	44132	;	157	220.78	-0.6532
.word	43530	;	158	222.19	-0.6716
.word	42941	;	159	223.59	-0.6895
.word	42365	;	160	225.00	-0.7071
.word	41804	;	161	226.41	-0.7242
.word	41256	;	162	227.81	-0.7410
.word	40724	;	163	229.22	-0.7572
.word	40206	;	164	230.63	-0.7730
.word	39703	;	165	232.03	-0.7883
.word	39216	;	166	233.44	-0.8032
.word	38745	;	167	234.84	-0.8176
.word	38290	;	168	236.25	-0.8315
.word	37852	;	169	237.66	-0.8449
.word	37430	;	170	239.06	-0.8577
.word	37025	;	171	240.47	-0.8701
.word	36637	;	172	241.88	-0.8819
.word	36267	;	173	243.28	-0.8932
.word	35914	;	174	244.69	-0.9040
.word	35579	;	175	246.09	-0.9142
.word	35262	;	176	247.50	-0.9239
.word	34964	;	177	248.91	-0.9330
.word	34683	;	178	250.31	-0.9415
.word	34422	;	179	251.72	-0.9495
.word	34179	;	180	253.13	-0.9569
.word	33955	;	181	254.53	-0.9638
.word	33750	;	182	255.94	-0.9030
.word	33750	•	183	257.34	-0.9757
.word	33398	;	184	257.34	-0.9808
.word	33250	;	185	260.16	-0.9853
		;	186	261.56	-0.9892
.word	33123				
.word	33014	;	187	262.97	-0.9925
.word	32926	,	188	264.38	-0.9952 -0.9973
.word	32857	•	189	265.78	
.word	32807	,	190	267.19	-0.9988
.word	32778	,	191	268.59	-0.9997
.word	32768	i	192	270.00	-1.0000
.word	32778	i	193	271.41	-0.9997
.word	32807	i	194	272.81	-0.9988
.word	32857	; -	195	274.22	-0.9973
.word	32926	;	196	275.63	-0.9952
.word	33014	<i>;</i>	197	277.03	-0.9925
.word	33123	;	198	278.44	-0.9892
.word	33250	;	199	279.84	-0.9853
.word	33398	;	200	281.25	-0.9808



.word	33564	;	201	282.66	-0.9757
.word	33750	;	202	284.06	-0.9700
.word	33955	;	203	285.47	-0.9638
.word	34179	;	204	286.88	-0.9569
.word	34422	;	205	288.28	-0.9495
.word	34683	;	206	289.69	-0.9415
.word	34964	;	207	291.09	-0.9330
.word	35262	;	208	292.50	-0.9239
.word	35579	;	209	293.91	-0.9142
.word	35914	;	210	295.31	-0.9040
.word	36267	;	211	296.72	-0.8932
.word	36637	;	212	298.13	-0.8819
.word	37025	;	213	299.53	-0.8701
.word	37430	;	214	300.94	-0.8577
.word	37852	;	215	302.34	-0.8449
.word	38290	;	216	303.75	-0.8315
.word	38745	;	217	305.16	-0.8176
.word	39216	;	218	306.56	-0.8032
.word	39703	;	219	307.97	-0.7883
.word	40206	;	220	309.38	-0.7730
.word	40724	;	221	310.78	-0.7572
.word	41256	;	222	312.19	-0.7572
				312.19	
.word	41804	;	223		-0.7242
.word	42365	;	224	315.00	-0.7071
.word	42941	;	225	316.41	-0.6895
.word	43530	;	226	317.81	-0.6716
.word	44132	;	227	319.22	-0.6532
.word	44748	;	228	320.63	-0.6344
.word	45376	;	229	322.03	-0.6152
.word	46016	;	230	323.44	-0.5957
.word	46667	;	231	324.84	-0.5758
.word	47331	;	232	326.25	-0.5556
.word	48005	;	233	327.66	-0.5350
.word	48689	;	234	329.06	-0.5141
.word	49384	;	235	330.47	-0.4929
.word	50089	;	236	331.88	-0.4714
.word	50803	;	237	333.28	-0.4496
.word	51525	;	238	334.69	-0.4276
.word	52256	;	239	336.09	-0.4052
.word	52996	;	240	337.50	-0.3827
.word	53742	;	241	338.91	-0.3599
.word	54496	;	242	340.31	-0.3369
.word	55257	;	243	341.72	-0.3137
.word	56023	;	244	343.13	-0.2903
.word	56796	;	245	344.53	-0.2667
.word	57573	;	246	345.94	-0.2430
.word	58356	;	247	347.34	-0.2191
.word	59142	;	248	348.75	-0.1951
.word	59933	;	249	350.16	-0.1710
.word	60727	;	250	351.56	-0.1467
.word	61524	;	251	352.97	-0.1224
.word	62323	;	252	354.38	-0.0980
					_



```
253
     .word 63125
                              355.78
                                   -0.0736
                  ;
     .word 63927
                                   -0.0491
                  ;
                        254
                              357.19
     .word 64731
                                   -0.0245
                  ;
                        255
                              358.59
     .word
          65535
                        256
                              360.00
                                   0.0000
; I S R - PHANTOM
          Dummy ISR, used to trap spurious interrupts.
; Description:
; Modifies:
          Nothing
; Last Update: 16 June 95
KICK_DOG ; Resets WD counter
PHANTOM
          B PHANTOM
```