{"payload":{"header_redesign_enabled":false,"results":[{"id":"21526760","archived":false,"color":"#adb2cb","followers":8,"has_funding_file":false,"hl_name":"plorefice/vhdl-simple-processor","hl_trunc_description":"Implementation of a simple processor using VHDL for logic synthesis in FPGA","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":21526760,"name":"vhdl-simple-processor","owner_id":1167066,"owner_login":"plorefice","updated_at":"2014-07-09T22:05:01.392Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":87,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aplorefice%252Fvhdl-simple-processor%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/plorefice/vhdl-simple-processor/star":{"post":"RvoEMcsVRQi0Fh5bBBFXrVc_bXo27yfAJ5fc4yoYItGTUqtH-IAcPzm11f28pZ8E1Qdvt1GfbDO7mC98wkehYA"},"/plorefice/vhdl-simple-processor/unstar":{"post":"a6M6hM92BuA_AqsfO41hn53P1DUxe2zeay6liVzYJMXfJgO2iCRtGtv2HtoaFoObd9-sU1uZ9uffIRszqJFQCA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ckSl3v-iN0IVgj-SjwYcypRLyBrGL-mpAb2PeZg2NLzaCwkYgZwsiInEigFo5KwxrM3cxpGa2NNxhFf9yic76A"}}},"title":"Repository search results"}