

TOWARDS A TRANSFORMATION APPROACH OF TIMED UML MARTE SPECIFICATIONS FOR OBSERVER-BASED FORMAL VERIFICATION

Nadia MENAD¹, Philippe DHAUSSY², Zoé DREY², Rachida MEKKI¹

¹*University of Science and Technology of Oran Mohamed Boudiaf*

Department of Computer Science

Faculty of Mathematics and Computer Science, Algeria

²*UEB, Lab-STICC Laboratory UMR CNRS 6285*

ENSTA Bretagne, France

e-mail: nadia.menad@univ-usto.dz, firstname.name@ensta-bretagne.fr

Abstract.

Modeling timing constraints of distributed systems and multi-clock electronic systems aims to describe different time requirements aspects at a higher abstraction level. An important aspect is the logical time of the behavior of these systems. To model these time requirements, a specification language with multiple clock domains called *Clock Constraint Specification Language* (CCSL) has been introduced, in order to enrich the formalisms of existing modeling tools and also to facilitate the description and analysis of temporal constraints.

Once the software has been modeled, the difficulty lies in both expressing the relevant properties and in verifying them formally. For that, formal transformation techniques must be introduced. However, it remains difficult to exploit initial models as such, and to integrate them into a formal verification process.

This paper introduces a methodology and an original tool chain for exploiting UML MARTE models enriched with CCSL specification. These will be integrated together with a range of tools for expressing and verifying time constraints. We propose a more general translation approach that verifies not only CCSL constraints implementations but also properties of the complete model including all the functional components. We evaluate our approach with a case study.

Keywords: Formal verification; model-checking; CCSL time constraints; observer automata.

1 INTRODUCTION

In the field of modeling software architectures of control-command systems, distributed systems or multi-clock electronic systems, the specification of systems is often associated with temporal constraint specifications. These systems are often critical and the requirements to be respected during the modeling step, concern not only the determinism but also temporal constraints at a functional level. In the system development process, the designers look for methods and languages that allow them to describe their architectures, throughout the cycle and at various levels of abstraction. At each level, the modeling of such systems should allow the expression and the manipulation of time requirements, and the evaluation of the accuracy and efficiency of applications in terms of temporal and measurable requirements.

For this purpose, the concept of abstract modeling of logical clocks has been introduced with the *Clock Constraint Specification Language* (CCSL) [1] within MARTE [2] and has been adopted by the *OMG* [3]. CCSL is a language to define causal, chronological and temporal relationships. It aims to complement the existing formalisms and to provide models that can be analyzed so as to assess their accuracy with regard to requirements expressed by the designer. It is therefore essential to adopt temporal analysis approaches by integrating verification and validation processes based on robust formal notions, in order to meet current quality requirements of these systems.

To address this issue, several studies have proposed an engineering approach founded on models, and the use of semi-formal notations such as UML, enriched with formal notations. For example, the UML MARTE profile aims to express temporal constraints on UML models. The models that are built must not only be simulated but also formally analyzed so as to check the temporal requirements defined by the designer. However, few approaches integrate formal verification to UML MARTE models. In this study, we use *model-checking* verification techniques [4, 5] to enable formal analysis of requirements on UML MARTE models. These techniques have become highly popular due to their ability to automatically confirm software model properties. A range of model-checking tools have been developed for this purpose [6, 7, 8, 9, 10]. However, these techniques are difficult to exploit for both expressing and verifying the functional properties and the time properties of a software model under development.

This paper is an extension of a former publication [11] which studies the association of CCSL constraint specification and a model-checking tool named *Observer-Based Prover* (OBP)¹ [12]. The verifications carried out by OBP are based on the exploration of programs expressed in a high-level language dedicated to the specification of distributed systems called FIACRE [13]. We have defined a transformation process to verify that UML MARTE models extended with CCSL specifications guarantee functional and time properties on their behavior. These properties are expressed as invariants and observer automata in a language called *Context Descrip-*

¹ <http://www.obpcdl.org>

tion Language (CDL). The automatic transformation of UML MARTE models to FIACRE code is described in an other paper [14] and not detailed here. Only the transformation of CCSL properties is described in this article. Our contributions are as follow:

- We provide a verification methodology and tool-chain to facilitate the verification of distributed system models.
- We define a transformation approach to generate a FIACRE model from a CCSL specification integrated in UML MARTE models.
- We show how to specify time properties in the form of CDL observer automata, given as input of the OBP tool together with a specification of MARTE models.
- We provide a full description of a case study and we show a quantitative experiment of our verification process on this case study.

In this article, we integrate our transformation process into a general verification methodology that verifies not only CCSL constraints implementations, but also properties on the complete model including all the functional components. We provide a detailed description of a case study defined in MARTE.

This paper is organized as follows: Section 2 presents related work in formal verification of CCSL constraints. We present the context of our approach, the CCSL language and the FIACRE language in Section 3. An illustrative case study is presented in Section 4 and the principles of transformation of CCSL constraints into FIACRE are introduced in Section 5. Section 6 describes the CDL specification of properties based on observers and invariants (scenarios). In Section 7, we introduce and discuss some results of property proofs. We conclude in Section 8.

2 RELATED WORK

This section is conceptually divided into three parts. We have separated each part according to two criteria, which are : (1) the input specifications of the transformation process for formal verification, (2) taking into consideration the time specifications in the transformation process. The first part 2.1 concerns transformation approaches that deal with transforming a general specifications (UML, UML MARTE.etc) into an input language for formal verification purpose. The second part 2.2 deals with approaches dedicated to extending a formal language with logical time for verification. Finally, the last part 2.3 concerns approaches which concern only the transformation of CCSL specifications into a formal representation to be verified by a model checker tool.

2.1 Transforming a specification language into the input language for model checking tool

A number of model checking based techniques have been proposed for specifying and analyzing temporal constraints in several behavioral models, such as activity

diagrams and state machines (e.g., [15, 16, 17, 18, 19, 20, 21]). In order to apply such techniques, the semi-formal specification models must be transformed to the tool-specific input languages. Many approaches to transform a specification language into an input language of adequate model-checking tool have been proposed. For example, *Ge et al.* present a verification-driven approach in [15] consisting in translating UML MARTE Activity Diagrams into *Time Transition System (TTS)* in order to guarantee the correctness of time properties. The authors use a formal semantics of *Time Petri Nets (TPN)* to avoid the state space explosion on the *Time petri Net Analyzer (TINA)* model-checking tool. This approach is limited as it only verifies a particular type of properties (i.e., synchronization and schedulability).

In [16], *Ge et al.* present a framework dedicated to time property verification for UML MARTE. This work relies on a property-driven transformation from both UML architecture and behavior models to executable and verifiable *TPN* models, by translating time properties into a set of property patterns corresponding to *TPN* observers. Another approach to formalizing and validating temporal requirements is proposed by *Cimatti et al.* in [22]. A formalism for representing and analyzing requirements using the *NuSMV* [10] model checker is proposed, where temporal constraints are expressed by means of temporal operators, resulting in a fragment of first order temporal logic. The formalism builds on class diagrams, and combines fragments of first order logic with temporal operators to describe the evolution of scenarios. The drawback of the approach is that only a part of the scenario is considered to be controllable.

2.2 Extending a formal language with discrete time

Bosnacki et al. proposed a discrete time extension of *Promela* for concurrent systems in [23]. A variable named "timer" is defined and corresponds to the discrete time countdown *timer*. However, the proposed extension would be difficult to use in order to express the coincidence clock tickings. *Bosnacki et al.* also proposed another work, which can be found in [24], which models time specifications from *Algebra of Communicating Processes, (ACP)* by macro definitions on the level of *Promela*. This work presents an extension of *Promela* and the *SPIN* model checker [6] with discrete time that provides an opportunity to model systems the correct functioning of which crucially depends on timing parameters.

2.3 CCSL language transformation for verification

Several approaches based on model transformation have been published to enable the formal verification of CCSL time requirements. This includes work by *Maillet* [25], who presented a technique for standard VHDL based design environment and synchronous languages (*Esterel*). This work addressed VHDL generating observers to check the compliance of a CCSL specification. The paper defines a state-based semantics for some CCSL operators based on labeled transition systems.

Peters et al. presented a work in [26] in which they propose to translate CCSL into

SystemC which allows the simulation of the specified clocks in *SystemC*. The approach adds a TimeController, which corresponds to one further module for handling the clock behavior. The disadvantage of this approach is that the user has to implement the policy interface manually, which is not desired during the process of specification.

Yu *et al.* [27] propose a framework for translating CCSL specifications into dynamic systems, which are handled using the SIGALI [28] model-checker to verify specified constraint relations. This approach only focuses on the implementation of CCSL constraints with SIGNAL programs. Additionally, the handling of the non-deterministic parts cannot be chosen in this work, as polychrony can only be generated after eliminating the non-determinism. The approach is too restrictive, as it does not take into account mixed clock expressions, that deal with multiple future scheduled ticks. So the approach does not resolve all existing CCSL constraints. Moreover, the generated executable controller only enforces the satisfaction of the specified timing constraints without considering functional properties.

André [29] proposed an approach for implementing observers [30] for the formal verification of CCSL specifications. Observers, encoding CCSL constraints are translated into *Esterel* code. Mallet *et al.* [25] describe a technique to generate observers from a CCSL specification. In this approach, a reachability analysis allows the determination of whether or not an observer has reached an error state. The *Times Square Environment* [31], dedicated to solving CCSL constraints and computing solutions, implements a code generator in *Esterel*. The tool allows the detection of inconsistencies in CCSL specifications such as deadlocks. It provides the user with chronograms showing the different temporal evolutions of executions to facilitate the development of those specifications. However, the environment is a simulator that allows the analysis of execution traces but it does not verify the most general properties on execution graphs as do model-checkers.

Gascon *et al.* [32] contribute to the comparison of CCSL and *Property Specification Language*, *PSL* [33] expressiveness. They identify CCSL constructs that cannot be expressed in *PSL* temporal logic. The article also designates the class of *PSL* formulas that can be encoded in CCSL. It defines a translation between fragments of CCSL and *PSL* using the automata formalism as an intermediate representation. However, this approach does not take into account the CCSL constructs that cannot be expressed in *PSL*.

In [34], Yin *et al.* propose a translation of CCSL specifications into a *Promela* model to formally verify the CCSL constraints by the *SPIN* model checker. We have been inspired by this work to design the automatic translation of CCSL constraints into FIACRE automata. Also, in this approach the properties to be checked are expressed in *Linear Temporal Logic* (LTL) logic. The vUML [35] tool automatically converts UML state machines to *Promela* specifications and then invokes the *SPIN* model checker to verify the desired properties. Although the system is modeled as UML state machines, the temporal properties are specified in LTL. UML and OCL analysis tools, such as OCLE [36] and USE [37] provide support for validating structural properties. However, it is difficult to express specific time constraints with OCLE and USE, so these latters are limited when analyzing temporal properties. We propose to express properties with the CDL language with observer automata which allow a better expressiveness. For example, in our paper, we show a property (illustrated in Fig. 15) that would be tedious to express in *LTL*.

Another work by Romenska *et al.* [38] deals with CCSL unbounded operators. More precisely, it defines a state-based representation of CCSL operators. In this approach, a

lazy evaluation is used to represent intentionally infinite transition systems, by providing an algorithm to make the synchronized product of such transition systems with studying its complexity.

Recent work has been proposed by Suryadevara *et al.* in [39], that presents a technique for transforming MARTE CCSL mode behavior into Timed automata for model-checking using the UPPAAL tool, which enables verification of both logical and chronometric properties of the system. This work only considers time specification and analysis. In contrast, we have proposed a more general translation approach that verifies not only CCSL constraints, but also functional properties. Furthermore, in our approach, these properties are separated from the application model thanks to a high level language (CDL) which facilitates the separation of the concerns. These properties, whether time-related or functional, are expressed in the CDL language [40]. In addition, we use the notion of contexts, also expressed in CDL, which in some cases allows to reduce the combinatorial explosion during the exploration of models.

3 PRINCIPLES OF THE APPROACH

The goal of our work is to integrate formal verification techniques with real-time systems described with semi-formal modeling languages such as UML, with respect to behavior and time requirements that must be guaranteed by such systems. To do so, we define an approach that is based on a tool-chain (Fig. 1) that bridges the gap between UML MARTE and formal specifications. In this Section, we first present our approach. We then provide a definition of time constraints specified by the CCSL language and we give an overview of the FIACRE language.

3.1 A tool-chain for the verification of models

The entry point of our tool-chain (Fig. 1) is a semi-formal specification model of a real-time system architecture (the structural model) and its behavioral model using the UML MARTE profile, a language that is dedicated to the specification of real-time systems. The UML MARTE models can be enriched with *time constraints* that describe causality (i.e., relations between the input/output states of a system), chronological and timing properties on the models. These constraints are described in a dedicated language called CCSL, which has been defined as an annex of the UML MARTE profile.

An UML MARTE model aims to describe the requirements that are written by the user for whom the real-time system model is designed. These requirements informally describe behavioral properties that should be guaranteed by the real-time system model.

Tooling of our approach

To be verified, the UML MARTE models need to be transformed into a formalism for which verification tools exist. To do so, our approach consists of a tool-chain (Fig. 1) that leverages three elements: (1) *CDL*, a language to formally express requirements of the system, (2) *FIACRE*, a tool to model the system as a set of automata and (3) *OBP*, a tool to explore a system with respect to *CDL* properties.




Fig. 1. Overview of the proposed model transformation.

- CDL (Context Description Language) is a language to formally specify properties on the behavior of a system. CDL defines high-level syntactic constructs that ease the expression of properties in terms of input/output states, representing scenarios of execution that must be verified by a FIACRE specification. In so doing, CDL contributes to bridging the gap between the user requirements and the formal model of a system.
- FIACRE is a language for defining state-machine based representations of real-time systems, aimed at being used as inputs for formal verification and simulation purposes. The choice of FIACRE for our approach is driven by (1) the need to formally describe real-time systems with a formal semantics, (2) the need to make models (in the sense of model-driven engineering) of systems amenable to verification.
- The OBP tool² is based on model-checking techniques and is aimed at the exploration of the execution states of a model. It takes CDL and FIACRE specifications as its inputs. OBP generates an exploration graph representing all the possible behaviors of a system, given some input data representing the environment with which the system should interact, and returns an error report (e.g., by means of counter-examples) when CDL properties are violated.

The UML MARTE specification is automatically translated into FIACRE together with the CCSL constraints with which it is associated. The translation from UML MARTE (without CCSL) to FIACRE is described in [14, 41] and is not the subject of this paper. The requirements are formalized into CDL properties. These properties are either functional (i.e., they express a functionality that the system must achieve), or time-related (i.e., they express timing constraints that the system should take into account when achieving a functionality).

Finally both the generated FIACRE specification and the CDL properties are given as inputs to the OBP tool, which verifies the FIACRE specifications against the CDL properties. We use the OBP tool to conduct our experiments and verify that a system

² <http://www.obpcdl.org>

(initially described in MARTE) containing time constraints (expressed in CCSL) guarantees the expected requirements (expressed in CDL). In Sections 3.3 and 6.1, we describe the FIACRE and the CDL languages in more details.

3.2 Time constraints and the CCSL Language

CCSL [1], introduced as an annex of MARTE, is a declarative language used to specify time constraints by means of binary relations between events based on logical clock concepts. CCSL is based on a mathematical model giving a formal semantics to time. In a MARTE model, any event (for example a communication, transmission or reception action, as computing start) may be used to define a time base, by means of logical clocks (*clock*). A *clock* represents a set of occurrences of discrete events, called *instants*. These instants are strictly ordered and provide a temporal reference.

For modeling distributed applications (distributed systems or digital circuits) it is necessary to identify a set of temporal or clock repositories and causal relations between events. Logical clocks can be referenced in the expression of temporal constraints to express causal relations such as synchronous or precedence constraints. These clocks can also be used to provide sampled clocks (sub-clocks) or filtering (see [29] for the specification of a set of relations). This vision of time allows the manipulation of the *simultaneity* notion in a succession of discrete instants [42]. In a given instant, events can be executed; these events are causally inter-dependent and considered to be simultaneous just like the *instant reaction* concept, an abstraction exploited in synchronous languages [43]. We recall briefly the formal bases of CCSL language in the remainder of this Section.

3.2.1 Formal foundations of CCSL language

Taking the formalization described in [42], a clock is considered to be a quintuplet $\langle I, \preceq, \mathcal{D}, \lambda, \mu \rangle$ where I is a set of instants, \preceq is a binary, transitive ordered relation on I , \mathcal{D} is a set of labels, $\lambda : I \rightarrow \mathcal{D}$ is a labeling function, μ is a symbol, standing for a unit *unit*.

A *Time Structure* is a quadruplet $\langle \mathcal{C}, \mathcal{R}, \mathcal{D}, \lambda \rangle$ where \mathcal{C} is a set of clocks, \mathcal{R} is a relation in $\bigcup_{a,b \in \mathcal{C}, a \neq b} (\mathcal{I}_a \times \mathcal{I}_b)$, with \mathcal{I} an instant. \mathcal{D} is a set of labels, $\lambda : \mathcal{I}_{\mathcal{C}} \rightarrow \mathcal{D}$ is a labeling function. $\mathcal{I}_{\mathcal{C}}$ a set of instants of the time structure, quotient of this set by the coincidence relation induced by the relation \mathcal{R} .

Relations between clocks are based on the precedence relation \preceq which derives new relations from instants: Coincidence ($\equiv \stackrel{def}{=} \preceq \cap \preceq^{-1}$), Strict precedence ($\prec \stackrel{def}{=} \preceq \setminus \equiv$), Independence ($\parallel \stackrel{def}{=} \overline{\preceq \cup \preceq^{-1}}$), and Exclusion ($\# \stackrel{def}{=} \prec \cup \prec^{-1}$).

A CCSL specification consists of both a declaration of a set of clocks and a set of relations between clocks. These relations are applied to both clocks and the expressions referencing clocks. Each execution phase represents a possible evolution of clocks, according to the expressed relations. At each execution step (*step*), a set of clocks (or events) occurs (clock *tic*). At each execution step, the operational semantics of CCSL allows the evaluation of the conditions for which a clock can *tic*.

A relation between clocks is the generalization of relations between every instant of these clocks. The set of instants I is indexed by natural numbers in order to respect the order on I . Let $N^* = N - \{0\}$. $idx : I \rightarrow N^*$. $\forall i \in I$, $idx(i) = k$ if and only if i is the

k^{th} instant in I . For any discrete time clock $c = \langle I_c, \prec_c, \mathcal{D}_c, \lambda_c, \mu_c \rangle$, $c[k]$ denotes the k^{th} instant in I_c i.e $k = idx_c(c[k])$.

We now briefly give some examples of CCSL constraints.

3.2.2 Examples of CCSL constraints

We present here some of the relations described in [34, 29], which are necessary for the model implementation of the illustrative case study described in Section 4, namely the relation of alternative, strict precedence and filtering.

Strict alternation. An alternative relation (denoted *alternatesWith*) is a relation between two asynchronous clocks C_1 and C_2 . It specifies that for any natural number k , the k^{th} instant of C_1 occurs before the k^{th} instant of C_2 , and the k^{th} instant of C_2 occurs before the $k + 1^{th}$ instant of C_1 . The C_1 *alternatesWith* C_2 is formally expressed by the expression (1):

$$C_1 \text{ alternatesWith } C_2 \Leftrightarrow (\forall k \in N^*). C_1[k] \prec C_2[k] \wedge C_2[k] \prec C_1[k + 1] \quad (1)$$

For our case study, we illustrate the relation *write_i alternatesWith read_i* by the chronogram in Fig. 2. Note that for the non-strict alternation in the expression (1) above, the symbol \prec must be replaced by \preceq .




Fig. 2. Illustration of the alternation constraint : *write_i alternatesWith read_i*.

Strict precedence. A precedence relation (denoted *strictPrec*) is an asynchronous relation between two clocks C_1 and C_2 . C_1 is said to be strictly faster than C_2 , where " C_1 strictly precedes C_2 ", noted C_1 *strictPrec* C_2 , specifies that for any natural number k , the k^{th} instant of C_1 occurs before the k^{th} instant of C_2 , i.e $\forall k \in N^*, C_1[k] \prec C_2[k]$. The relation C_1 *strictPrec* C_2 is formally expressed by the expression (2):

$$C_1 \text{ strictPrec } C_2 \Leftrightarrow (\forall k \in N^*). C_1[k] \prec C_2[k] \quad (2)$$

In our case study, we illustrate the relation *read_i strictPrec comput* by the chronogram of Fig. 3.




Fig. 3. Illustration of the strict precedence constraint : *read_i strictPrec comput*.

Filtering. A filter relation (denoted *filteredBy*) is a relation which defines a sub-clock from a given discrete clock. The mapping between the two clocks is characterized by a *filtering pattern* (or simply filter) encoded by a finite or infinite binary word $w \in \{0, 1\}^* \cup \{0, 1\}^\omega$. $C_1 \text{ filteredBy } w$, defines the sub-clock C_2 of C_1 such as $\forall k \in N^*$, $C_2[k] \equiv C_1[w \uparrow k]$, where $w \uparrow k$ is the index of the k^{th} 1 in the pattern w . The binary words are used to represent sequences of activations. When the latter are periodic, they can be represented by periodic binary words denoted by $w = u(v)^w$. u and v are finite binary words, called respectively prefix and period. The relation $C_2 = C_1 \text{ filteredBy } w$ is formally expressed by the expression (3):

$$C_2 = C_1 \text{ filteredBy } w \Leftrightarrow ((\forall k \in N^*). (C_2[k] \equiv C_1[w \uparrow k])) \quad (3)$$

In our case study, we illustrate the relation $\text{filterOut} = \text{comput FilteredBy } (001)^w$ by the chronogram of Fig. 4.




Fig. 4. Illustration of the filtering constraint : $\text{filterOut} = \text{comput FilteredBy } (001)^w$.

3.3 The FIACRE language

FIACRE [13] is a high level language for modeling and simulating distributed systems. It aims at easing the specification of the behavior of such systems and it serves as a pivot language to facilitate the model checking process.

In FIACRE, a model is defined as a *component*, which specifies a composition of *processes*. Each process describes a program in the form of an automaton with states and transitions which hold actions defined using basic constructs (e.g., variable, conditional, sequential composition). By default, the behavior of a FIACRE system is asynchronous: the processes are executed independently of each other, i.e., without restriction on their execution order. Processes can exchange information between each others using *shared variables* that can be given as a parameter of the processes concerned. To receive or to send information, the processes involved may require synchronization with each other, i.e., to initiate an interaction using traditional mechanisms such as a *rendez-vous*. In FIACRE, such mechanisms can be expressed using ports, which correspond to lock variables that control the execution order of processes. These ports are declared as input or output depending on which process initiates the interaction.

As an example, the following code snippet (cf Listing 1) shows an example of a FIACRE process declaration **P1** with a port called **syncPort** and holding a boolean value, and **sharedVar** is a shared variable of type **int**, which is made visible to **P1**. **P1** describes an automaton with two states **s1** and **s2**, and two transitions: **t1** from **s1** to **s2** and **t2** from **s2** to itself. **t1** holds respectively: (1) an action sequence waiting for a synchronization

sending from another process and (2) a call to function *f*. *t2* executes an assignment of *sharedVar*.

```

process P1 [ syncPort: in bool ] (&sharedVar: int) is
  states s1, s2
  from s1
    syncPort?true; f(); to s2
  from s2
    sharedVar := 2; to s2
end

```

Listing 1. Example of FIACRE process code.

For a detailed description the reader can refer to the FIACRE documentation³.

4 AN ILLUSTRATING CASE STUDY

We consider a data acquisition circuit (*C*), with two channels, consisting of acquisition components (*Sensor_i* and *Acq_i*) ($i \in \{1, 2\}$), an acquired data processing component (*Comput*) and a filter (*Filter*) sampling the calculated values. Each acquisition channel *i* is associated with a pair of components *Sensor_i* and *Acq_i*. We assume that, for each channel *i*, the component *Sensor_i* receives data from the environment (from a device *Dev_i* outside the circuit) and transmits the value to *Acq_i* through a shared memory *M_i*. Each *Dev_i* sends *N* data *data_{ik}*, $k \in [0 \dots N - 1]$. *Acq_i* provides *Comput* with each datum *data_{ik}* via a synchronous communication⁴ port *portAcq_i*.

Comput applies the addition of *data_{1k}* and *data_{2k}* respectively received from *Dev₁* and *Dev₂* and provides the *Filter* with the sum via a *fifo*. *Filter* provides the sampled data (one in every three values) to *Dev_{out}*, external to the circuit.




Fig. 5. Circuit architecture C.

³ <http://projects.laas.fr/fiacre/papers.php>

⁴ Synchronous communication uses passive port, it needs synchronization with other ports to initiate an interaction.

The temporal requirements associated with this circuit are:

- *Req1a*: Each acquired datum $data_1$ is written in the memory M_1 before being read by Acq_1 .
- *Req1b*: Each acquired datum $data_2$ is written in the memory M_2 before being read by Acq_2 .
- *Req2*: *Comput* starts the calculation of a sum after two receptions of $data_i k$ from each Acq_i (with $i \in \{1, 2\}$).
- *Req3*: *Filter* provides the environment with a sampled value from a sequence of one in every three values calculated by *Comput*.

In summary, all the timing requirements for our case study, are specified using the CCSL language as follows:

$write_1 \text{ alternatesWith } read_1$	(<i>Req1a</i>)
$write_2 \text{ alternatesWith } read_2$	(<i>Req1b</i>)
$read_1 \text{ strictPrec } comput$	(<i>Req2a</i>)
$read_2 \text{ strictPrec } comput$	(<i>Req2b</i>)
$filterOut = comput \text{ filteredBy } (001)^w$	(<i>Req3</i>)

In addition to the above time constraints, we express the requirements that are specifically associated with the expected behavior of the circuit. For example, we can express the following requirement:

- *Req4* : the data $result_j, j \in [0 \dots (N - 1)/3]$ provided to the environment after the sampling operation (one value in 3) must have the values $data_{1k} + data_{2k}$ with $k = (3 * j) + 2$.

4.1 The MARTE model

Fig. 6 illustrates the model of this circuit using the concepts of the MARTE profile. A package named *CircuitApplication* contains the description of the application circuit. We consider *Sensor1*, *Sensor2*, *Acq1*, *Acq2*, *Comput*, *Filter*, *Dev1*, *Dev2* and *DevOut* as active objects (stereotyped with *RtUnit*). Each of these units has a possibility to invoke other real-time actions, such as sending and receiving data.

The *CircuitApplication* package also introduces two shared resources called M_1 and M_2 , stereotyped by *SharedDataComResource*. We define two read and write services that read/write the shared data as the objects *Op_Read1* and *Op_Write1*. *Comput* and *Acq1* (resp. *Acq2*) exchange data with synchronous communication. To specify this communication, we associate *Comput* with two ports *ReceivedFrom_Acq1* and *ReceivedFrom_Acq2*, and we associate *Acq1* (resp. *Acq2*) with the *portAcq1* (resp. *portAcq2*) port. We then connect *portAcq1* and *portAcq2* to *ReceivedFrom_Acq1* and *ReceivedFrom_Acq2*, respectively. When a computation is completed, the *Comput* object generates a datum that is transmitted to the *Filter* object through a dedicated port which is connected to a *dataPool* (contained in *Filter*) named *FifoFrom_Comput*. This *dataPool* is characterized by the attribute *ordering* which is set to *FIFO* value to specify the kind of the asynchronous communication.




Fig. 6. Circuit architecture




Fig. 7. Timed Domain and CCSL specifications.

All the active objects provide real-time actions through their interface which carry operations stereotyped by *rtAction*⁵ or *rtService*⁶ (not shown in Fig. 6). These operations are defined in the *Op_Write1*, *Op_Write2*, *Op_Read1*, *Op_Read2*, *Op_Comput* and *Op_Filter* interfaces, bounded to dedicated ports. These ports also carry a *clock* stereotype (typed by clock specifications), indicating that the actions/services of the provided interface operations are considered as events which are invoked by those clocks. For instance, *Acq1* accesses the shared resource object (*M1*) by a reader service, invoking the reading real-time action. A boundary port can be connected to a port owning an interface so as to relay an action/service invocation or a data flow to a real-time unit. In that case, port directions are relayed as well.

4.2 The CCSL constraints

Once the application model has been described, we need to define a set of clock relations between the the different events of the system involved. These relations describe the desired access policies, e.g., preventing readers and writers to concurrently access the same resource. To do so and as illustrated in Fig. 7, a package named *TimedDomain* specifies a clock for each operation. Specifically, each clock is an instance of the *L_Clock* class, expressing a logical clock, which we defined with the MARTE *ClockType* stereotype. In this example, only one time domain is considered.

CCSL constraints are defined within the specific *ClockConstraint* MARTE stereotype. Each constraint defines a relation between the clocks as defined in the *TimeDomain* package. For example, an alternance between read and write operations is required in our application model. Such dependency between the read and write operations of *Sensor1* (resp. *Sensor2*) and *Acq1* (resp. *Acq2*), is specified by the *AlternatesWith* constraint. Another constraint (*FilteredBy*) indicates that *filter* is derived from *Comput*, with a pattern value equal to 001.

5 TRANSLATION OF MARTE-CCSL MODELS INTO FIACRE PROGRAMS

This Section presents the FIACRE language and the principles of the translation of MARTE models enriched with CCSL constraints into FIACRE programs.

5.1 Overview of the translation process

We present here the principles of the translation of MARTE models enriched with CCSL constraints (Fig. 8.a) into FIACRE code (Fig. 8.b). We illustrate these principles on the circuit architecture introduced in Section 4. Specifically, we detail how the CCSL constraints (*Req1a*, *Req1b*, *Req2a*, *Req2b* and *Req3*) are transformed into FIACRE processes.

⁵ A real-time action is an action that specifies real-time characteristics. It defines a synchronization kind related to the execution of the action

⁶ A real-time service is a service specialized with the additional pre-defined attributes of real-time constraints, which are applied for all the invocations of the *rtService*.

The translation consists in generating the following FIACRE elements (Fig. 8.b): (1) a set of processes corresponding to the active objects of the MARTE model, (2) processes corresponding to the CCSL constraints, (3) a *Scheduler* process for synchronizing the execution of the generated processes and (4) a FIACRE component describing the architecture containing all the generated processes.




Fig. 8. Global view of the translation principles.

The translation method of CCSL constraints into FIACRE processes and the generation of the *Scheduler* process are inspired by the work described in [34]. In the next Sections, we detail how FIACRE code is generated.

5.2 Mapping a MARTE model into FIACRE

The transformation of the UML MARTE concepts into FIACRE constructs is summarized in Table 1. Note that we do not explain the complete transformation principle, which has been the subject of another work (see [14, 41]). The active objects of the UML MARTE model (i.e., the *RtUnit* elements) correspond to the functional parts of the model. They are generated into FIACRE processes that we call *functional processes*. In our case study, the translation is applied to the following *RtUnit* elements: *Sensor1*, *Sensor2*, *Acq1*, *Acq2*, *Comput*, *Filter*.

The CCSL constraints that are attached to the MARTE model are also translated into FIACRE processes, named *constraint processes*. The *DataPool* elements (for the asynchronous communication) are translated into the FIACRE predefined queue data structure, and the Shared resource becomes a shared variable associated to the FIACRE processes corresponding to the involved *RtUnit* elements. The two ports used for the synchronous communication of two *RtUnit* elements are translated into the FIACRE pre-

defined port constructs. Finally, the ports associated with an interface are translated into a FIACRE conditional statement that we detail in Section 5.4.

Table 1. Mapping from MARTE to FIACRE concepts.

MARTE	FIACRE
RtUnit	functional process
Clock Constraint	constraint process
DataPool	queue structure
SharedDataComResource	Shared variable
Synchronous port $\square \rightarrow \square$	Synchronous communication port
Port with interface $\circ \rightarrow \square$	Triggering port

In our case study, the objects Dev_1 , Dev_2 and Dev_{out} represent *actors* executed in the environment of the circuit. Their behavior is expressed in the CDL language, as we will see in Section 6.3.

5.3 Mapping a CCSL Time Constraint into FIACRE

We translate each CCSL constraint, presented in Section 3.2.2, into a FIACRE process that implements the corresponding automaton. We call this process a *constraint process*.

These constraint processes are synchronized by a generated specific process, the *Scheduler*, which is described in Section 5.4. The *Scheduler* synchronizes the constraint processes via three ports, *start*, *update* and *end*, for the activation of the transitions in the constraint automaton. For example, in our case study, the transitions of *AlternatesWith* process are synchronized with the *Scheduler* via the ports *startA*, *updateA* and *endA*. *AlternatesWith* automaton updates the values of *clock_state* that allow the triggering of process *Sensor1* and *Acq1* (respectively *Sensor2* and *Acq2*) by ports *sync_pw1* and *sync_pr1* (respectively *sync_pw2* and *sync_pr2*) (cf Section 5.4.1).

As an example, Listing 2 (cf Appendix A) shows the code for the *AlternatesWith* constraint corresponding to the automaton shown in Fig. 9. The encoding principle for the two other constraints, *strict precedence* and *filtering* is similar.




Fig. 9. Automaton for the constraint $write_i \text{ alternatesWith } read_i$.

5.4 Interpreting Time Constraints with Scheduler

The role of the *Scheduler* process is to determine the order of execution of functional processes based on the constraint process state. The interpretation of time constraints is done through a Scheduler. It is in charge of triggering the functional processes according to the constraint states.

5.4.1 The scheduler and connection with processes

Fig. 10 is an excerpt of the FIACRE program generated for two functional processes (*Sensor1* and *Acq1*) and a constraint process (*alternatesWith*). Dash lines represent synchronization links. For example, *Sensor1* is synchronized with the *Scheduler* via the port *sync_pw1* to execute a writing operation of a given datum *data* in memory *M1* shared between *Sensor1* and *Acq1* processes.




Fig. 10. Illustration of a part of the generated FIACRE program.

Acq1 and *Comput* communicate through the *portAcq1* port with an integer value. *Comput* and *Filter* communicate through a shared variable *fifoFromComput* of the *fifo* type. *Filter* is synchronized with the *Scheduler* via *sync_filter* for filtering operation and *sync_filter* carries a boolean value required by the *Filter* behavior. The *Scheduler* process and constraint processes share logical clocks (*Table tab.Clocks* structure, cf Section 5.4.2) that correspond to events occurring in the circuit computation (*write1, write2, read1, read2, comput, filterOut*).

5.4.2 The scheduler behavior

The *Scheduler* process consists in an infinite loop. For each iteration of the loop, it executes four steps as shown in Fig. 11.(a): (1) the *Start* step for the declared clocks initialization and the activation of constraint processes. (2) the *End* step for the synchronization at the end of the constraint processes. (3) An active phase during which the *Scheduler* synchronizes with each functional process so that each process runs. (4) An intermediate phase *Update* is interposed between the *Start* steps and *End* steps to synchronize some constraints if required. An iteration is called an execution period and corresponds to the time between two *Start* steps. The algorithm executed by the *Scheduler* is repeated to simulate the coincident moment sequence (an *instant*). Interleaving or simultaneous execution of functional processes is simulated by synchronization between the *Scheduler* and the functional processes involved, at every temporally bounded instants. For example, Fig. 11.b shows two clocks *ck1* and *ck2* that are activated in each case at the same time. *ck3* alternates with *ck1* or *ck2*.




Fig. 11. Scheduler process automaton.

Each event in the model gives rise to a *clock* which is located by a FIACRE structure *tab.Clocks*. This structure is declared as follows (Listing 3):

```

type T_CLOCK is record clock_state:nat, enable_tick, dead: bool end
type T_ARRAY_CLOCK is array 7 of T_CLOCK
tab_Clocks: T_ARRAY_CLOCK

```

Listing 3. FIACRE declaration of structure *T_CLOCK*.

In each iteration of the *Scheduler*, each constraint process updates its variable *clock_state* which takes the integer values 0, 1 or 2, in accordance with the execution of the automaton it encodes. Once the process has executed a constraint, the *Scheduler* evaluates this variable and sets another variable *enable_tic* to either *true* or *false*. If *enable_tic* is evaluated as *true*, the functional process associated with the event is synchronized with

the *Scheduler*, which triggers an execution step in the functional process (for example with *sync_pw1* for triggering *Sensor1* as shown in Fig. 10). The assessment of the value *enable_tic* is set to *true* only if the *clock_state* value is equal to 2. In other cases, *enable_tic* are set to *false*. The value *dead* is set at *true* when the associated clock should not be active in the rest of the execution.

The *Scheduler* process that is generated thus includes the following code (Listing 4) which is executed during the *Active* step:

```
... if (tab_Clocks [0].enable_tick) then sync_pw1
elseif (tab_Clocks [1].enable_tick) then sync_pr1
elseif (tab_Clocks [2].enable_tick) then sync_pw2
elseif (tab_Clocks [3].enable_tick) then sync_pr2
elseif (tab_Clocks [4].enable_tick) then sync_comput
elseif (tab_Clocks [5].enable_tick) then sync_filter (true)
elseif (tab_Clocks [6].enable_tick) then sync_filter (false)
end ...
```

Listing 4. Excerpt of FIACRE code of the *Scheduler* for functional process synchronization.

5.5 Generated FIACRE architecture

Fig. 12 illustrates the FIACRE architecture of our case study, resulting from the translation of the MARTE /CCSL source model.

In our case study, the code generator produces 12 processes: the *Scheduler*, 5 constraint processes (2 for *alternatesWith*, 2 for *strictPrec*, 1 for *filterBy*) and 6 functional processes (*Sensor1*, *Sensor2*, *Acq1*, *Acq2*, *Comput* and *Filter*). Fig. 12 shows that the *Scheduler* process is connected to each functional process via synchronous communication ports called *triggering communications*. The *Scheduler* controls the execution of the connected functional processes and gives an *explicit rhythm* of execution of the different processes. The functional processes *Sensor1*, *Sensor2*, *Acq1*, *Acq2*, *Comput* and *Filter* are respectively synchronized with the *Scheduler* via *sync_pw1*, *sync_pr1*, *sync_pw2*, *sync_pr2*, *sync_comput* and *sync_filter* ports. For example, *Sensor1* and *Acq1* are respectively synchronized by the *Scheduler* for writing and reading operations in *M1*. Likewise, *Filter* is synchronized with the *Scheduler* via *sync_filter* for the filtering operation, where *sync_filter* carries a boolean value.

In addition, the *Scheduler* is connected to all the declared constraint processes via the shared *Table tab_clock*, in order to update the clock state values according to the constraints states to make a decision if such clock can tic or not in each specific instant.

Generation of top level program

The processes representing MARTE elements, the CCSL constraints, and the interpretation of these constraints are finally instantiated in a FIACRE component called *C*, and specified as independent running entities through the *||* operator. The scheduler, the constraint processes and the functional processes are all synchronized through their communication ports.




Fig. 12. Structure of the generated FIACRE code.

As a result of our generation algorithm, the codes of functional processes, constraint processes and the *Scheduler* are built within *C*.

To enable automatic code generation, we must explicitly declare clock numbers (clockNo) and links between clocks and synchronization triggers provided by the *Scheduler*. For example, the *read1* clock is associated with the *sync_pr1* synchronization port to synchronize the first instance (*Acq:1*) of the *Acq* process. The *filter* clock is associated with *sync_filter* synchronization port which carries a boolean value. For this last clock, two clock numbers are declared, one for each boolean value. These attributes are specified as follows (Listing 5):

```
# Synchronization
write1: clockNo: 0, synchro: sync_pw1 none to: Sensor:1;
read1: clockNo: 1, synchro: sync_pr1 none to: Acq:1;
write2: clockNo: 2, synchro: sync_pw2 none to: Sensor:2;
read2: clockNo: 3, synchro: sync_pr2 none to: Acq:2;
comput: clockNo: 4, synchro: sync_comput none to: Comput:1;
filterOut: clockNo: 5, synchro: sync_filter bool:true,
           clockNo: 6, synchro: sync_filter bool:false to: Filter:1;
```

Listing 5. Explicit declaration of clock numbers and links between clocks and synchronization triggers.

The FIACRE code of the C component is partially represented in Listing 6 (cf Appendix B)⁷.

6 SPECIFICATION OF PROPERTIES AND CONTEXTS USING CDL

In order to check the requirements expressed for a real-time system model, it is necessary to specify them as formal properties that can be interpreted by the targeted model checker. Additionally, to validate the requirements, the environment in which the system is aimed to evolve may need to be described. In our approach, we use the CDL language (1) to express the properties of the system model as *observer automata*, and (2) to specify the interaction between the environment and the system model. In doing so, we are able to achieve two complementary objectives: one to verify that the implementation of CCSL constraints is correct, the other to ensure that the functional parts of the circuit (*Sensor1*, *Sensor2*, *Acq1*, *Acq2*, *Comput*, *Filter*) are properly implemented.

In this Section, we first present the CDL language. We then show how CDL properties are expressed for CCSL, and how to specify the interaction between the system model and its environment using contexts.

6.1 Overview of the CDL language

The CDL language serves two purposes: it allows the specification of properties (by means of observer automata) or invariants; it can also be used to define the interaction between the environment and the system model, in the form of events of emission/reception [44].

The syntax of CDL provides a set of constructs to facilitate the expression of properties which would be difficult to express in linear logic (see the P3 observer Fig. 15). We now give an overview of the core constructs of the CDL language.

6.1.1 Expressing properties using CDL

A CDL property is defined as an observer automaton. An observer automaton describes an execution path that the system model must respect. An observer automaton is defined by a set of states and transitions, this latter is specified by using predicates and events. We can also define invariants, that need to be verified by all the possible states of the system model, and correspond to a predicate on a variable.

A CDL predicate defines a condition on the value of a variable. For example, predicate *pred1* means *pred1* is true if the variable *v* of the first instance of the *Proc* process is equal to *value* when this process instance is at the state *stateX*.

```
predicate pred1 is {{Proc}1:v = value and {Proc}1@stateX}
```

A CDL emission (respectively reception) event describes an asynchronous communication from (resp. to) the environment to (resp. from) the system model. For example, the following emission event *evt_send_data_Sensor* defines a sending of *data* from the environment to the first instance of a *Sensor* process:

⁷ The complete code of the case study can be found on the site <http://www.obpcdl.org>.

```
event evt_send_data_Sensor is {send data to {Sensor}1}
```

The transitions defined in a property (i.e. an observer automaton) are defined with predicates and events that condition their firing. We show examples of such properties in Section 6.2.

6.1.2 Context specification

The core concept of the CDL language is the *context*, which is an acyclic behavior description of the environment communicating asynchronously with the system.

A context is defined with the **activity** construct in the CDL language, which corresponds to a composition of events. There are several composition operators to combine the events of an activity: sequential, alternative, parallel, and loop. The latter operator enables the repetition of events. For instance, the three-time repetition of the `evt_rcv_dataOut` reception event is expressed as follows:

```
activity DevOut is {loop 3 {event evt_rcv_dataOut}}
```

6.2 Properties associated with CCSL constraints

Here we illustrate the specifications of some properties associated with CCSL constraints included in our system model. The goal is to prove the correct FIACRE implementation of the Scheduler and constraint automata.

Alternance properties:

To verify the alternation requirements *Req1a* and *Req1b* described in Section 4, we declare the CDL events `evt_writel`, `evt_read1`, `evt_write2` and `evt_read2` (Fig. 13).

```
event evt_writel is {sync sync_pw1 from {Scheduler}1 to {Sensor}1}
event evt_write2 is {sync sync_pw2 from {Scheduler}1 to {Sensor}2}
event evt_read1  is {sync sync_pr1 from {Scheduler}1 to {Acq}1}
event evt_read2  is {sync sync_pr2 from {Scheduler}1 to {Acq}2}
```

Listing 7. Declaration of CDL events.

With these events, we specify two properties *P1a* and *P1b*: *P1a* (resp. *P1b*) satisfies the alternating synchronization *write1* and *read1* (resp. *write2* and *read2*). The CDL code of properties *P1a* and *P1b* is as follows (Listing 8):

```
property P1a is {
start  -- / / evt_writel / -> Sw;      // writing into M1
Sw     -- / / evt_read1  / -> start;    // reading
//----- errors -----
start  -- / / evt_read1  / -> reject;
Sw     -- / / evt_writel / -> reject
}
```

```

property P1b is {
start    -- / / evt_write2 / -> Sw;    // writing into M2
Sw       -- / / evt_read2 /  -> start; // reading
//----- errors -----
start    -- / / evt_read2 /  -> reject;
Sw       -- / / evt_write2 / -> reject
}

```

Listing 8. Declaration of CDL properties *P1a* and *P1b*.

Both properties correspond to observers, as illustrated in Fig. 13. The initial state of the observer *P1a* (resp. *P1b*) is the *Start* state and has an error state (*Reject*). Each transition of the observer is triggered by the occurrence of an event *evt_write1* or *evt_read1* (resp. *evt_write2* or *evt_read2*).




Fig. 13. Observer automata corresponding to properties *P1a* and *P1b*.

The CDL language also allows the specification of predicates that can be verified during the exploration of the model. For example, if we want to check that clocks, in an instant, *write1* and *read1* (resp. *write2* and *read2*) do not "tick" at the same instant, we first define the following predicates:

```

predicate enable_tick_pw1_true is
    {{C}1:tab_Clocks [0].enable_tick = true}
predicate enable_tick_pr1_true is
    {{C}1:tab_Clocks [1].enable_tick = true}
predicate enable_tick_rw1_together is
    {enable_tick_pw1_true and enable_tick_pr1_true}
predicate enable_tick_pw2_true is
    {{C}1:tab_Clocks [2].enable_tick = true}
predicate enable_tick_pr2_true is
    {{C}1:tab_Clocks [3].enable_tick = true}
predicate enable_tick_rw2_together is
    {enable_tick_pw2_true and enable_tick_pr2_true}

```

Listing 9. Declaration of CDL predicates.

We then declare the following invariants, using the *assert* operator⁸:

```
assert not act_tick_rw1_together
assert not act_tick_rw2_together
```

Listing 10. Declaration of CDL invariants.

During the exploration of the model, the OBP tool checks that the invariants are not violated.

Precedence properties:

In a similar way, we can specify observers to verify properties of the requirements *Req2a* and *Req2b* by declaring the event *evt_comput*:

```
event evt_comput is {sync sync_comput from {Scheduler}1 to {Comput}1}
```

The CDL code of their corresponding properties *P2a* and *P2b* is as follows (Listing 11):

```
property P2a is {
start      -- // evt_read1    / -> Sr;
Sr         -- // evt_comput   / -> start;
  //----- error -----
start      -- // evt_comput   / -> reject;
Sr         -- // evt_read1    / -> reject
}
property P2b is {
start      -- // evt_read2     / -> Sr;
Sr         -- // evt_comput   / -> start;
  //----- error -----
start      -- // evt_comput   / -> reject;
Sr         -- // evt_read2     / -> reject
}
```

Listing 11. Declaration of CDL properties *P2a* and *P2b*.

Filtering property:

The CDL predicates can also facilitate the writing of more complex observers when they refer to a large number of events. For example, the requirement *Req3* associated with the generation of *data* by *Comput* and the filtering constraint is expressed by the CCSL term: *filterOut = comput filteredBy (001)*^w. During the exploration, we need to verify that the sequence of data generated from *Filter* is the sequence generated by *Comput* with a sampling of every third value. In the current version of the model, the filter word

⁸ See detailed syntax of the CDL language available at <http://www.obpcdl.org>.




Fig. 14. Observer automata corresponding to properties P2a and P2b.

(001) is stored in an array variable *tabFilter* of the constraint process *FilteredBy*. The $(i \bmod 3)^{th}$ datum of the sequence generated by *Comput* will be copied in the sequence derived from *Filter* if the value *tabFilter*[$i \bmod 3$] is equal to 1. Otherwise, it is not copied into the sequence of data supplied to the environment. To verify this constraint, we therefore declare the following predicates (for $x \in \{0, 1, 2\}$):

```
predicate bitx_true  is {{FilteredBy}1:tabFilter[x] = 1}
predicate bitx_false is {{FilteredBy}1:tabFilter[x] = 0}
```

The transitions of an observer can be decorated with one of the predicates together with the events *evt_comput*, *evt_filterTrue* and *evt_filterFalse* which trigger the transitions; they are declared as follows:

```
event evt_filterTrue is
    {sync filter (true)  from {Scheduler}1 to {Filter}1}
event evt_filterFalse is
    {sync filter (false) from {Scheduler}1 to {Filter}1}
```

Fig. 15 illustrates the observer encoding property *P3* for requirement *Req3* and referencing the above predicates and events. The CDL code of the property *P3* is shown in Listing 12 (cf C).

A range of properties can be further specified on the behavior of our model. For example, the *Req4* requirement, expressed in Section 4, can be expressed by an observer automaton using predicates and appropriate events.

6.3 CDL Context specification for case study

The core of the CDL language is based on the concept of **context**, which has an acyclic behavior communicating asynchronously with the system. The environment is specified through a number of such contexts. To illustrate CDL scenarios, we suppose that two devices Dev1, Dev2 each emit 3 values. Then we describe these interactions with CDL by (*event*) as follows:

```
event evt_send_data1_sensor1 is {send DATA1 to {Sensor}1};
```




Fig. 15. Observer automaton corresponding to property $P3$ for requirement $Req3$.

```

event evt_send_data2_sensor1 is {send DATA2 to {Sensor}1};
event evt_send_data3_sensor1 is {send DATA3 to {Sensor}1};
event evt_send_data1_sensor2 is {send DATA1 to {Sensor}2};
event evt_send_data2_sensor2 is {send DATA2 to {Sensor}2};
event evt_send_data3_sensor2 is {send DATA3 to {Sensor}2};

```

Listing 13. Declaration of CDL events for scenarios.

These events allow the behavior of devices *Dev1*, *Dev2* to be specified with *activities* as follows:

```

activity Dev1 is
{
  event evt_send_data1_sensor1;
  event evt_send_data2_sensor1;
  event evt_send_data3_sensor1
}
activity Dev2 is
{
  event evt_send_data1_sensor2;
  event evt_send_data2_sensor2;
  event evt_send_data3_sensor2
}

```

Listing 14. Declaration of CDL activities Dev1 and Dev2.

The behavior of *DevOut* that receives three values of the *Filter* process is specified as follows:

```
event evt_rcv_dataOut is {receive ANY from {Filter}1 to {env}1}
activity DevOut is { loop 3 {event evt_rcv_dataOut} }
```

Listing 15. Declaration of CDL activity DevOut.

The context is finally described as follows:

```
cdl cdl_2dev is
{
  properties P1a, P1b, P2a, P2b, pty_FilteredBy
  assert not act_tick_rw1_together;
  assert not act_tick_rw2_together
  main is { Dev1 || Dev2 || DevOut }
}
```

Listing 16. Declaration of CDL context *cdl_2dev*.

cdl_2dev specifies that the environment is composed of 3 devices Dev1, Dev2 and DevOut. During the exploration by OBP, the properties *P1a*, *P1b*, *P2a*, *P2b*, *pty_FilteredBy*, *not act_tick_rw1_together* and *not act_tick_rw2_together* will be checked.

7 EXPERIMENTS AND DISCUSSION

To conduct the experiments for verifying properties of our case study, we use the OBP tool which has been developed in our group. The system model and the CDL specifications that we defined in the previous Section are fed to the OBP tool that generates a *Labeled Transition System (LTS)*. It is a state-transition graph that represents all the behaviors of the model, given input data representing the environment in which the model is intended to evolve. On this LTS, the verification of the properties is carried out by applying a reachability analysis of the reject/success states of the observers.

OBP is structured in three modules. The *front end* OBP imports FIACRE models corresponding to a translation of UML MARTE models including CCSL specifications. In addition, it imports CDL programs which describe the properties and context scenarios if required. *OBP Explorer* explores the model, and after each transition model run, it hands over to the *Observation Engine*. It captures the occurrences of events and evaluates the value of predicates and the status of all involved observers, at each step of the running model. A verification of all invariants and reachability analysis of error state observers is thus conducted.

At the end of exploration, a report is generated by OBP, revealing the list of properties evaluated to true or false. In addition, OBP provides counter examples when reaching a state of *reject* or when the invariant has been violated.

These indications may refer the user to the scenario having the defeated properties.

7.1 Result verification using the OBP tool

With CDL, we specified observers and invariants to express and verify a range of properties corresponding to requirements (*Req1a* to *Req4*) as expressed in Section 4. In addition,

we specified CDL scenario diagrams as shown in Section 6.3. From these diagrams, OBP generates a acyclic graph (called context graph) that represents all the possible interactions between the model and the environment. To verify properties, OBP composes the Circuit model with the context graph. Each property referenced in the CDL is checked on the result of this composition.

Table 2 shows the result of the OBP explorations. For example, we show the results if we consider three devices and 16 values issued by each device. It shows the number of LTS configurations and transitions that are generated during exploration by OBP. For this execution, we vary the fifo size shared between the environment and the Sensor components⁹. For example, for the case where the size of fifo is equal to 1, the number of explored configurations is then 744 592 and the number of transitions is 3 295 261.

Table 2. Complexity with 3 devices and 16 values received from the environment.

Fifo size	Number of configurations	Number of transitions
1	744 592	3 295 261
2	3 328 269	17 797 040
3	Explosion	Explosion

With 16 values and a fifo size of 3, we notice a state explosion because of the explored configurations number and the limited memory of our computer. In other experiments, if we increase the number of devices (> 3), we notice an explosion in the number of configurations and transitions. In this case, the analysis of the properties cannot be brought to completion.

7.2 Handling the complexity with automatic splitting

The principal challenges regarding software verification of real-time systems deal with devising solutions that scale up to the increasing complexity of these systems. Actually, resources to verify these systems are limited, both in terms of time and memory size. We treat in this section how our approach attempts to take into account the larger models corresponding to the sizes of industrial models.

The context-aware Verification (CaV) has been proposed [45, 44, 46] and offers a solution for addressing some of these issues. With CaV, independent contexts are exploited by the verification tools by using new algorithms for fighting the state space explosion problem. In this section, we present a context driven reachability algorithm for automatically partitioning contexts [45, 44].

OBP integrates a powerful context-guided state-space reduction technique which relies on the automated recursive partitioning (splitting) of a given context in independent sub-contexts [12]. This technique is systematically applied by OBP when a given reachability analysis fails due to lack of memory resources to store the state-space.

⁹ All tests are run with a machine such as Windows 32-bit - 10 GB RAM with OBP vers.1.4.5.

The idea is to automatically split each identified context into a set of k smaller sub-contexts $context_i$. After splitting, each sub-contexts $context_i$, is composed with the model for exploration and the properties associated with $context_i$ are checked on the resulting global system. If the exploration fails with a $context_i$, it is automatically and recursively partitioned into a set of sub-contexts. Actually, we transform the global verification problem into k smaller verification sub problems. In our approach, the complete context model can be split into pieces that have to be composed separately with the system model (see the details in [12]). This technique allows models with a greater number of ranged states to be explored.

For example, Table 3 shows results in the case of three channels with a transmission of 16 different values. Without context splitting, the exploration does not end. Then applying the partitioning of contexts, we obtain the following results: The behavior of the environment is partitioned into four sub-contexts. The number of explored configurations (cumulative) is then 27 564 280 and 159 993 196 transitions.

Table 3. Complexity with 3 devices and 16 values received from the environment with Splitting.

Splitting	Fifo size	number of configurations	number of transitions	number of sub-contexts
yes	3	27 564 280	159 993 196	4

These results show us that we can contain the combinatorial explosion with this specific technique of model exploration with splitting. OBP tool can provide an assessment of the validity of the property, even with a machine having a limited memory size (10 GB). If the model has a number of behaviors compatible with an exhaustive search, the verification results can be obtained without using the partitioning technique implemented in OBP. If the circuit is connected with an interacting environment, partitioning may be used. However, this is not always the case if the circuit has a large number of behaviors that do not interact with an environment. In this case, the method cannot be applied. Therefore it is necessary to have a machine with a larger memory, or to focus on parts of the model.

Table 4 shows exploration results in another case: 6 devices, fifo size equal to 3 and 3 values received from the devices. Without splitting, there is a state explosion because of the limited memory of our computer. With splitting and 7 sub-contexts, the checking is possible.

We will not go into more detail here as this has already been published [12] [46]. The necessity of clear methodologies (e.g., the splitting process) has also to be identified, since the context partitioning is still not trivial, i.e., it requires the formalization of the context of the subset of functions under study (out of scope of this paper). Therefore, an associated methodology must be defined to help users for modeling contexts.

Table 4. Complexity with 6 devices, fifo size equal to 3, and 3 values received from the environment.

Splitting	LTS configurations	LTS transitions	sub-contexts
no	Explosion	-	-
yes	77 225 206	607 639 474	7

7.3 Discussion

Now, the question is: Is the proof still relevant (applicable) to a number greater than 16 values ? In the above part we argue that the correctness of the properties is always verified for all natural numbers sent from the given devices. To demonstrate the correctness of the generated FIACRE model, we take the following reasoning: The behavior of the FIACRE processes does not depend on the acquired input values by Sensor processes. To achieve this goal, we introduce a stand alone code version in order to point out that the behavior of the circuit model involved is not exchangeable whatever the values sent from the environment. We transform our model by integrating two actors Dev1 and Dev2 in the model as FIACRE processes. Both processes iterate on the sending of the same value. The complexity of the exploration of the model is then 45 328 configuration and 168 664 transitions. So, we can check properties with observers and invariants described above.

If we increase the number of values to over 16, the complexity increases but the same configurations will result. We show here that if the sent values are constants, and in infinite time, the configuration of the exploration graph still finite. Moreover, the behavior of the circuit is independent from the input data values. This proves that we can verify all the expressed properties in this graph independently from the data values.

8 CONCLUSION

In this work, we have defined an automatic translation approach to generate FIACRE programs from UML MARTE models enriched with CCSL constraints. This approach allows the formal verification of the implementation of CCSL constraints and functional requirements.

We carried out a verification technique of properties by model-checking using the CDL language and the OBP tool. Functional as well as temporal properties can be easily expressed in CDL as predicates and observers which are checked during the exhaustive model exploration by OBP. We have shown that this language facilitates the expression of properties. They can be expressed with a very fine granularity, referencing variables and process states.

Our CDL language can be compared with the *Property Specification Language* (PSL) [32]. In future work, we aim to compare CDL expressiveness with PSL and the discussion in [32] is very interesting on this topic. Additionally, we are currently working to facilitate the interpretation of data provided by OBP and to display understandable data in the user's models, allowing ease of diagnosis.

We can take advantage of the CCSL automata encoding. These automata are reusable inputs to apply the verification. Our translation approach can be an important step towards the formal verification process of both MARTE models and CCSL specifications. Once the translation of CCSL constraints into FIACRE is completed, the operation requires only a single verification as it does not depend on the modeled application. Even though the model may change, the FIACRE code is reusable as this translation principle is independent of the application. We think that our approach contributes to clarifying its role when addressing this domain by expressing temporal properties dedicated to CCSL relation constraints.

Appendix A

The following code represents the Fiacre code of the AlternatesWith constraint.

```
process AlternatesWith [startA, updateA, endA: in none] // ports
  (&c1: nat, &c2 : nat, &tab_Clocks: T_ARRAY_CLOCK) // shared variables
is states s1, s2, s3, s4, s5
init to s0
from s0 startA;
      tab_Clocks [c1].clock_state := 2;
      tab_Clocks [c2].clock_state := 1; to s1
from s1 updateA; to s2
from s2 endA; to s3
from s3 startA;
      tab_Clocks [c1].clock_state := 1;
      tab_Clocks [c2].clock_state := 2; to s4
from s4 updateA; to s5
from s5 endA; to s0
```

Listing 2. FIACRE code of an *alternateWith* constraint.

Appendix B

The following code represents the generated Fiacre component.

```
component C is
var ckWrite1, ckRead1, ckWrite2, ckRead2, ckComput,
    ckFilterTrue, ckFilterFalse: int,
tab_Clocks: T_ARRAY_CLOCK, Mem: T_ARRAY_INT, Data_Enable: T_ARRAY_BOOL,
// Shared Fifos between process Comput and Filter
fifoComput_Filter: t_fifo_Internal,
// Shared Fifos with Environment
fifoToSensor_1: t_fifo_External, // from DEV1
fifoToSensor_2: t_fifo_External, // from DEV2
toContext: t_fifo_External, // to DEVOUT
NumSensor1, NumSensor2: int
```

```

port // Synchro ports for the constraints
startAlt1, startAlt2, startStrictPrec1, startStrictPrec2, startFilteredBy,
UpdateAlt1, UpdateAlt2, UpdateStrictPrec1, UpdateStrictPrec2,
UpdateFilteredBy, endAlt1, endAlt2, endStrictPrec1, endStrictPrec2,
endFilteredBy: none,
sync_pw1, sync_pr1, sync_pw2, sync_pr2, sync_filter, sync_comput,
  port_Acq_Comput1, port_Acq_Comput2: int
init
// Clock numbers
ckWrite1 := 0; ckRead1 := 1; ckWrite2 := 2; ckRead2 := 3; ckComput := 4;
ckFilterTrue := 5; ckFilterFalse := 6;
Mem := [0, 0]; // Shared data: memory between Acq and Sensor
// Shared Fifo initialization
fifoComput_Filter := {||}; fifoToSensor_1 := {||};
fifoToSensor_2 := {||}; toContext := {||};
NumSensor1 := 1; NumSensor2 := 2
par
//----- Scheduler process -----
Scheduler [startAlt1, startAlt2, startStrictPrec1, startStrictPrec2,
  startFilteredBy, endAlt1, endAlt2, endStrictPrec1, endStrictPrec2,
  endFilteredBy, UpdateAlt1, UpdateAlt2, UpdateStrictPrec1,
  UpdateStrictPrec2, UpdateFilteredBy, sync_pr1, sync_pw1, sync_pr2,
  sync_pw2, sync_comput, sync_filter] (&tab_Clocks)
//----- CCSL constraint processes -----
|| AlternatesWith [startAlt1, UpdateAlt1, endAlt1]
  (&ckWrite1, &ckRead1, &tab_Clocks)
|| AlternatesWith [startAlt2, UpdateAlt2, endAlt2]
  (&ckWrite2, &ckRead2, &tab_Clocks)
|| StrictPrecedence [startStrictPrec1, UpdateStrictPrec1, endStrictPrec1]
  (&ckRead1, &ckComput, &tab_Clocks)
|| StrictPrecedence [startStrictPrec2, UpdateStrictPrec2, endStrictPrec2]
  (&ckRead2, &ckComput, &tab_Clocks)
  || FilteredBy [startFilteredBy, UpdateFilteredBy, endFilteredBy]
    (&ckComput, &ckFilterTrue, &ckFilterFalse, &tab_Clocks)
//----- Sensor processes -----
|| Sensor [sync_pw1] (&NumSensor1, &fifoToSensor_1, &Mem)
|| Sensor [sync_pw2] (&NumSensor2, &fifoToSensor_2, &Mem)
//----- Acq processes -----
  || Acq [sync_pr1, port_Acq_Comput1] (&NumSensor1, &Mem)
  || Acq [sync_pr2, port_Acq_Comput2] (&NumSensor2, &Mem)
//----- Comput and Filter processes -----
|| Comput [sync_comput, port_Acq_Comput1, port_Acq_Comput2]
  (&fifoComput_Filter)
|| Filter [sync_filter] (&fifoComput_Filter, &toContext)
end Comp

```

Listing 6. Generated component program.

Appendix C

The following code represents the declaration of CDL code property *P3*.

```

property pty_FilteredBy is {
// bit 0 in the filter word
    start      -- / bit0_true / evt_comput      / -> wFilterT1;
    start      -- / bit0_false / evt_comput      / -> wFilterF1;
    wFilterT1   -- /           / evt_filterTrue   / -> wComput2;
    wFilterF1   -- /           / evt_filterFalse  / -> wComput2;

// bit 1 in the filter word
    wComput2    -- / bit1_true   / evt_comput      / -> wFilterT2;
    wComput2    -- / bit2_false  / evt_comput      / -> wFilterF2;
    wFilterT2   -- /           / evt_filterTrue   / -> wComput3;
    wFilterF2   -- /           / evt_filterFalse  / -> wComput3;

// bit 2 in the filter word
    wComput3    -- / bit2_true   / evt_comput      / -> wFilterT3;
    wComput3    -- / bit2_false  / evt_comput      / -> wFilterF3;
    wFilterT3   -- /           / evt_filterTrue   / -> start;
    wFilterF3   -- /           / evt_filterFalse  / -> start;

// -----Errors -----
    start      -- / / evt_filterTrue / -> reject;
    start      -- / / evt_filterFalse / -> reject;
    wComput2    -- / / evt_filterTrue / -> reject;
    wComput2    -- / / evt_filterFalse / -> reject;
    wComput3    -- / / evt_filterTrue / -> reject;
    wComput3    -- / / evt_filterFalse / -> reject;
    wFilterT1   -- / / evt_filterFalse / -> reject;
    wFilterF1   -- / / evt_filterTrue / -> reject;
    wFilterT2   -- / / evt_filterFalse / -> reject;
    wFilterF2   -- / / evt_filterTrue / -> reject;
    wFilterT3   -- / / evt_filterFalse / -> reject;
    wFilterF3   -- / / evt_filterTrue / -> reject
}

```

Listing 12. Declaration of CDL property *P3*.

REFERENCES

- [1] C. André, “Syntax and semantics of the Clock Constraint Specification Language CCSL,” Tech. Rep. 6925, INRIA, 2009.
- [2] F. MALLET, C. ANDRÉ, AND R. D. SIMONE, “CCSL: Specifying clock constraints with UML/MARTE,” in *ISSE*, vol. 4, pp. 309–314, 2008.

- [3] OMG, “UML PROFILE FOR MARTE, v1.1,” IN *Object Managment Group*, (DOCUMENT NUMBER: PTC/10-08-32), August 2010.
- [4] J.-P. Queille and J. Sifakis, “Specification and verification of concurrent systems in cesar,” in *Proceedings of the 5th Colloquium on International Symposium on Programming*, (London, UK), pp. 337–351, Springer-Verlag, 1982.
- [5] E. Clarke, E. Emerson, and A. Sistla, “Automatic verification of finite-state concurrent systems using temporal logic specifications,” *ACM Trans. Program. Lang. Syst.*, vol. 8, no. 2, pp. 244–263, 1986.
- [6] G. Holzmann, “The model checker SPIN,” *Software Engineering*, vol. 23, no. 5, pp. 279–295, 1997.
- [7] K. G. Larsen, P. Pettersson, and W. Yi, “UPPAAL in a Nutshell,” *International Journal on Software Tools for Technology Transfer*, vol. 1, no. 1-2, pp. 134–152, 1997.
- [8] B. Berthomieu, P.-O. Ribet, and F. Verdant, “The tool TINA - Construction of Abstract State Spaces for Petri Nets and Time Petri Nets,” *International Journal of Production Research*, vol. 42, pp. 2741–2756, July 2004.
- [9] J.-C. FERNANDEZ, H. GARAVEL, A. KERBRAT, L. MOUNIER, R. MATEESCU, AND M. SIGHIREANU, “CADP: A protocol validation and verification toolbox,” in *CAV ’96: Proceedings of the 8th International Conference on Computer Aided Verification*, (London, UK), pp. 437–440, Springer-Verlag, 1996.
- [10] A. CIMATTI, E. CLARKE, F. GIUNCHIGLIA, AND M. ROVERI, “NUSMV: a new symbolic model checker,” *Int. J. on Software Tools for Technology Transfer*, vol. 2, no. 4, pp. 410–425, 2000.
- [11] N. Menad and P. Dhaussy, “A transformation approach for multiform time requirements,” in *11th International Conference on Software Engineering and Formal Methods (SEFM’13), Madrid, Spain*, vol. 8137, pp. 16–30, Lecture Notes in Computer Science, September 2013.
- [12] P. Dhaussy, F. Boniol, J.-C. Roger, and L. Leroux, “Improving model checking with context modelling,” *Advances in Software Engineering*, vol. ID 547157, p. 13 pages, 2012.
- [13] P. Farail, P. Gaufillet, F. Peres, J.-P. Bodeveix, M. Filali, B. Berthomieu, S. Rodrigo, F. Vernadat, H. Garavel, and F. Lang, “FIACRE: an intermediate language for model verification in the TOPCASED environment,” in *European Congress on Embedded Real-Time Software (ERTS)*, (Toulouse), SEE, january 2008.
- [14] F. Jouault, C. Teodorov, J. Delatour, L. L. Roux, and P. Dhaussy, “Transformation de modeles UML vers FIACRE, via les langages intermediaires tUML et ABCD,” in *Revue Genie Logiciel*, no. 109, June 2014.
- [15] M. P. NING GE AND X. CRÉGUT, “TIME PROPERTIES DEDICATED TRANSFORMATION FROM UML-MARTE ACTIVITY TO TIME TRANSITION SYSTEM.,” PP. 37(4):1–8, 2012.
- [16] N. G. Marc Pantel and X. Cregut, “A framework dedicated to time properties verification for UML-MARTE specifications,” 2012.
- [17] L. RIBEIRO, O. M. DOS SANTOS, F. L. DOTTI, AND L. FOSS, “CORRECT TRANSFORMATION: From object-based graph grammars to PROMELA,” *Sci. Comput. Pro-*

- gram., vol. 77, no. 3, pp. 214–246, 2012.
- [18] R. K. Poddar and P. Bhaduri, “Verification of giotto based embedded control systems,” *Nord. J. Comput.*, vol. 13, no. 4, pp. 266–293, 2006.
 - [19] V. Bertin, E. Closse, M. Poize, J. Pulou, J. Sifakis, P. Venier, D. Weil, and S. Yovine, “Taxys = esterel + kronos – a tool for verifying real-time properties of embedded systems, proceedings of the 40th ieee conference on decision and control,” 2001.
 - [20] A. G. R. Mauricio Gonçalves, Vieira Ferreira, “An approach to model-driven architecture applied to space real-time software.,” 2012.
 - [21] P.-F. Yves Sorel, Marie-Agnes, “From high-level modelling of time in MARTE to real-time scheduling analysis.,” pp. 129–144, 2008.
 - [22] A. S. ALESSANDRO CIGMATTI, MARCO ROVERI AND S. TONETTA., “FORMALIZING REQUIREMENTS WITH OBJECT MODELS AND TEMPORAL CONSTRAINTS,” pp. 10(2):147–160, 2011.
 - [23] D. BOSNACKI AND D. DAMS, “INTEGRATING REAL TIME INTO SPIN: A prototype implementation.,” in *Formal Description Techniques and Protocol Specification, Testing and Verification, FORTE XI / PSTV XVIII’98, IFIP TC6 WG6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols (FORTE XI) and Protocol Specification, Testing and Verification (PSTV XVIII)*, pp. 3–6 November, 423–438. 1998, Paris, France.
 - [24] D. Bosnacki and D. Dams, “Discrete-time Promela and Spin,” in *Formal Techniques in Real-Time and Fault-Tolerant Systems, 5th International Symposium, FTRTFT’98, Lyngby, Denmark, September 14-18, 1998, Proceedings*, pp. 307–310, 1998.
 - [25] F. Mallet, “Automatic generation of observers from MARTE/CCSL,” in *RSP 2012 - International Symposium on Rapid System Prototyping*, (Tampere, Finlande), pp. 86–92, IEEE, october 2012.
 - [26] J. Peters, R. Wille, and R. Drechsler, “Generating SystemC implementations for clock constraints specified in UML/MARTE CCSL,” in *2014 19th International Conference on Engineering of Complex Computer Systems, Tianjin, China, August 4-7, 2014*, pp. 116–125, 2014.
 - [27] H. Yu, J.-P. Talpin, L. Besnard, T. Gautier, H. Marchand, and P. L. Guernic, “Polychronous controller synthesis from MARTE CCSL timing specifications,” in *Memocode*, 2011.
 - [28] B. Dutertre, *Specification et preuves de systemes dynamiques*. PhD thesis, 1992.
 - [29] C. ANDRÉ, “VERIFICATION OF CLOCK CONSTRAINTS: CCSL observers in Esterel,” Tech. Rep. 7211, INRIA, 2010.
 - [30] N. Halbwachs, F. Lagnier, and P. Raymond, “Synchronous observers and the verification of reactive systems,” in *Third Int. Conf. on Algebraic Methodology and Software Technology, AMAST’93* (M. Nivat, C. Rattray, T. Rus, and G. Scollo, eds.), (Twente), pp. 83–96, Workshops in Computing, Springer Verlag, June 1993.
 - [31] J. DEANTONI, F. MALLET, AND C. ANDRÉ, “TIMESQUARE: on the formal execution of UML and DSL models,” in *Tool session of the 4th Model driven development for distributed real time systems*, 2008.

- [32] R. GASCON, F. MALLET, AND J. DEANTONI, “LOGICAL TIME AND TEMPORAL LOGICS: Comparing UML MARTE/CCSL and PSL,” Tech. Rep. ISBN: 978-0-7695-4508-0, INRIA, 2012.
- [33] IEEE, “IEEE Standard for property Specification Language (PSL),” Tech. Rep. 1850, 2005.
- [34] L. Yin and F. Mallet, “Correct transformation from CCSL to PROMELA for verification,” Tech. Rep. 7491, INRIA, 2011.
- [35] J. LILIUS AND I. PALTOR, “VUML: A tool for verifying UML models,” in *ASE*, pp. 255–258, 1999.
- [36] D. Chiorean, M. Pasca, A. Cârcu, C. Botiza, and S. Moldovan, “Ensuring UML models consistency using the OCL environment,” *Electr. Notes Theor. Comput. Sci.*, vol. 102, pp. 99–110, 2004.
- [37] M. Gogolla, F. Büttner, and M. Richters, “USE: A UML-based specification environment for validating UML and OCL,” *Sci. Comput. Program.*, vol. 69, no. 1-3, pp. 27–34, 2007.
- [38] Y. Romenska and F. Mallet, “Lazy parallel synchronous composition of infinite transition systems,” in *ICTERI*, pp. 130–145, 2013.
- [39] J. Suryadevara, C. C. Seceleanu, F. Mallet, and P. Pettersson, “Verifying MARTE/CCSL mode behaviors using UPPAAL,” in *SEFM*, pp. 1–15, 2013.
- [40] P. DHAUSSY AND J.-C. ROGER, “CDL (CONTEXT DESCRIPTION LANGUAGE) : Syntax and semantics,” tech. rep., ENSTA-Bretagne, 2011.
- [41] F. JOUAULT AND J. DELATOUR, “TUML : syntax and semantic,” tech. rep., ESEO, 2014.
- [42] C. André, “Le temps dans le profil UML MARTE,” Tech. Rep. ISRN I3S/RR-2007-19-FR, Laboratoire I3S, 2007.
- [43] A. Benveniste and G. Berry, “The synchronous approach to reactive and real-time systems,” Tech. Rep. RR-1445, INRIA, 1991.
- [44] P. Dhaussy, F. Boniol, and J.-C. Roger, “Reducing state explosion with context modeling for model-checking,” in *13th IEEE International High Assurance Systems Engineering Symposium, Hase*, (Boca Raton, USA), 2011.
- [45] P. Dhaussy, P.-Y. Pillain, S. Creff, A. Raji, Y. L. Traon, and B. Baudry, “Evaluating context descriptions and property definition patterns for software formal validation,” in *12th IEEE/ACM conf. Model Driven Engineering Languages and Systems, Models* (B. S. Andy Schuerr, ed.), vol. 5795, pp. 438–452, Springer-Verlag, LNCS, 2009.
- [46] L. L. Teodorov Ciprian and D. Philippe, “Context-aware verification of a cruise-control system,” in *h International Conference on Model and Data Engineering (MEDI)*, (Larnaca, Cyprus), September 2014.