|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
|  | | | | | | | |
|  | Subject | **HARDWARE REQUIREMENTS DOCUMENT** | | | | |  |
| Doc. No. | **HWRD-1055-01** | | | | |
| Item | **A…** | | | | |
| **TYPE: FPGA-….** | | | | |
| **PNR…** | | | | |
|  | | | | |
| Application | **FPGA for …** | | | | |
| **EXPORT CONTROL**  Information contained in this document may be subject to Export Control Regulations of the European Union, USA or other countries. Each recipient of this document is responsible for ensuring that transfer or use of any information contained in this document complies with all relevant Export Control Regulations. ECN N/A.  **PROPRIETARY NOTICE**  This document and its contents are CONFIDENTIAL and are protected by trade secret, copyright, and other applicable laws. It is to be used only as authorised by Meggitt SA. Unauthorised use is illegal. | | | | | |
|  | | **Prepared by :** | **Approved by :** | **Released by :** |  | |
| **Rev.** | **Date** | | **HW**  **Engineering** | **HW**  **Engineering** | **Engineering**  **&**  **Projects** |  | |
| **03** | 28 JAN 2016 | |  | P. K…. | N. B… |  | |
| A. Q…. | R. J.. | P. Ba.. |  | |
| **Distribution** | | | | | | CAGE Code  S3960 | |
| Complete document: | | | MSS Engineering | | |
|  | | |  | | |
| Title page only: | | | Configuration Management | | | Page  1 of | |

**REVISION RECORD SHEET**

| **REV.** | **DATE** | **DESCRIPTION** | **PM N°** |
| --- | --- | --- | --- |
| DraftA | 06 MAR 2015 | Original issue. | - |
| . | . |  |  |
| **00** | 20 MAR 2015 |  |  |
| 00A | 20 MAY 2015 |  |  |
| 00B | 28 MAY 2015 |  |  |
| **01** | 29 MAY 2015 |  |  |
| 01A | 19 NOV 2015 |  |  |
| **02** | 20 NOV 2015 |  |
| 02A | 22 JAN 2016 |  |  |
| **03** | 28 JAN 2016 |  |
|  |  |  |  |
| Prepared on: Microsoft Word 2007 | | | |

TABLE OF CONTENTS

[REVISION RECORD SHEET 2](#_Toc445112419)

[TABLE OF CONTENTS 4](#_Toc445112420)

[1 Introduction 5](#_Toc445112421)

[1.1 Purpose 5](#_Toc445112422)

[1.2 Scope 5](#_Toc445112423)

[1.3 Reference document 5](#_Toc445112424)

[1.4 Abbreviations 5](#_Toc445112425)

[1.5 Traceability 5](#_Toc445112426)

[1.6 Overview 7](#_Toc445112427)

[1.7 General requirements 7](#_Toc445112428)

# Introduction

## Purpose

This document defines the requirements of the …

## Scope

This document applies to the FPGA-...

## Reference document

MSS documents:

1. .

Others Documents:

1. . .

## Abbreviations

§ Section

TX Transmit

## Traceability

This document covers requirements contain in the HWDD-1034 document. These original requirements have been defined during the development of the original ..

Syntax:

<HWRD1055-aarbb-nnnn-vv>

<#

Requirement text

#> Attributes: <#AAA>

Covers :>HWDD1034-RR<

aa: issue number of document when the requirement is introduced

bb: revision number of document when the requirement is introduced

nnnn: Requirement number

vv: Version of requirement

RR: Reference requirement define in HWDD-1034 [2]

AAA: Attribute

Attributes definition:

#Direct: A requirement which reflects the requirement of the upper level document

#Refined: A requirement related to an upper level requirement, which adds information to the upper requirement.

#Derived: Additional requirement resulting from the hardware board design, which does not trace up to higher level requirements.

#Deleted: Deleted requirement.

.

## Overview

The FPGA-A….

Main features:

* 8 ... Receiver channels
* 3 ….Transmitter channels

## General requirements

<HWRD1055-01R02-22009-00>

<#

The A… channels shall able to send and receive frames respecting the timing specified by the A…. standard.

#> Attributes: <#Refined>

Covers: >HWDD1034-G1<

>HWDD1034-G2<

<HWRD1055-01R00-22010-00>

<#

The FPGA-A…. shall provide 8 A….receivers.

#> Attributes: <#Direct>

Covers: >HWDD1034-G1<

<HWRD1055-01R00-22020-00>

<#

The FPGA-A… shall provide 3 A… transmitters.

#> Attributes: <#Direct>

Covers :>HWDD1034-G2<