

Creating Project in Xilinx

1. In the Vivado launcher, create a new project **outside of your github folder**, select "RTL project".




Creating Project in Xilinx 1




2. Add all ".v" files in the "lab2/src/" folder as "design sources", add all ".v" files in the "lab2/sim/" folder as "simulation sources", and add the ".xdc" file in the "lab2/src/" folder as "constraints".

Creating Project in Xilinx 2



Creating Project in Xilinx 3

3. Select the pynq-z1 board. Make sure you have Pynq-z1 board support.



4. If you don't have pynq-z1 board support, you could download:

https://github.com/cathalmccabe/pynq-z1_board_files, then you can paste this pynq_z1 folder to /tools/Xilinx/Vivado/2020.2/data/boards/board_files



5. run export PATH=/opt/xilinx/Vivado/2019.1/bin:\$PATH

• Reference

https://github.com/EECS150/fpga_labs_sp22/blob/master/lab1/spec/spec.md