
Exploiting Instruction-Level Parallelism

- Need general understanding of modern processor design
 - Hardware can execute multiple instructions in parallel
- Performance limited by data dependencies
- Simple transformations can cause big speedups
 - Compilers often cannot make these transformations
 - Lack of associativity and distributivity in floating-point arithmetic

Benchmark Example: Data Type for Vectors

```
/* data structure for vectors */
typedef struct{
    size_t len;
    data_t *data;
} vec;
```



Data Types

- Use different declarations for data t
- int
- long
- float
- double

```
/* retrieve vector element
   and store at val */
int get_vec_element
   (*vec v, size_t idx, data_t *val)
{
   if (idx >= v->len)
      return 0;
   *val = v->data[idx];
   return 1;
}
```

Benchmark Computation

```
void combine1(vec_ptr v, data_t *dest)
{
    long int i;
    *dest = IDENT;
    for (i = 0; i < vec_length(v); i++) {
        data_t val;
        get_vec_element(v, i, &val);
        *dest = *dest OP val;
    }
}</pre>
```

Compute sum or product of vector elements

Data Types


- Use different declarations for data_t
- int
- long
- float
- double

Operations

- Use different definitions of OP and IDENT
- **+** / 0
- ***** / 1

Cycles Per Element (CPE)

- Convenient way to express performance of program that operates on vectors or lists
- Length = n
- In our case: CPE = cycles per OP
- T = CPE*n + Overhead
 - CPE is slope of line



Benchmark Performance

```
void combine1(vec_ptr v, data_t *dest)
{
    long int i;
    *dest = IDENT;
    for (i = 0; i < vec_length(v); i++) {
        data_t val;
        get_vec_element(v, i, &val);
        *dest = *dest OP val;
    }
}</pre>
```

Compute sum or product of vector elements

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine1 unoptimized	22.68	20.02	19.98	20.18
Combine1 -O1	10.12	10.12	10.17	11.14
Combine1 -O3	4.5	4.5	6	7.8

Results in CPE (cycles per element)

Basic Optimizations

```
void combine4(vec_ptr v, data_t *dest)
{
  long i;
  long length = vec_length(v);
  data_t *d = get_vec_start(v);
  data_t t = IDENT;
  for (i = 0; i < length; i++)
      t = t OP d[i];
  *dest = t;
}</pre>
```

- Move vec_length out of loop
- Avoid bounds check on each cycle
- Accumulate in temporary


Effect of Basic Optimizations

```
void combine4(vec_ptr v, data_t *dest)
{
  long i;
  long length = vec_length(v);
  data_t *d = get_vec_start(v);
  data_t t = IDENT;
  for (i = 0; i < length; i++)
      t = t OP d[i];
  *dest = t;
}</pre>
```

Method	Integer		Doub	le FP
Operation	Add Mult		Add	Mult
Combine1 -O1	10.12	10.12	10.17	11.14
Combine4	1.27	3.01	3.01	5.01

Eliminates sources of overhead in loop

Modern CPU Design




Superscalar Processor

- Definition: A superscalar processor can issue and execute multiple instructions in one cycle. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.
- Benefit: without programming effort, superscalar processor can take advantage of the instruction level parallelism that most programs have
- Most modern CPUs are superscalar.
- Intel: since Pentium (1993)

Pipelined Functional Units

```
long mult_eg(long a, long b, long c) {
   long p1 = a*b;
   long p2 = a*c;
   long p3 = p1 * p2;
   return p3;
}
```



	Time						
	1	2	3	4	5	6	7
Stage 1	a*b	a*c			p1*p2		
Stage 2		a*b	a*c			p1*p2	
Stage 3			a*b	a*c			p1*p2

- Divide computation into stages
- Pass partial computations from stage to stage
- Stage i can start on new computation once values passed to i+1
- E.g., complete 3 multiplications in 7 cycles, even though each requires 3 cycles

Haswell CPU

- 8 Total Functional Units
- Multiple instructions can execute in parallel
 - 2 load, with address computation
 - 1 store, with address computation
 - 4 integer
 - 2 FP multiply
 - 1 FP add
 - 1 FP divide

Some instructions take > 1 cycle, but can be pipelined


Instruction	Latency	Cycles/Issue
Load / Store	4	1
Integer Multiply	3	1
Integer/Long Divide	3-30	3-30
Single/Double FP Multiply	5	1
Single/Double FP Add	3	1
Single/Double FP Divide	3-15	3-15

x86-64 Compilation of Combine4

Inner Loop (Case: Integer Multiply)

Method	Integer		Double FP	
Operation	Add Mult		Add	Mult
Combine4	1.27	3.01	3.01	5.01
Latency Bound	1.00	3.00	3.00	5.00

Combine4 = Serial Computation (OP = *)



Computation (length=8)

- Sequential dependence
 - Performance: determined by latency of OP

Loop Unrolling (2x1)

```
void unroll2a combine(vec_ptr v, data_t *dest)
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = (x OP d[i]) OP d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {
       x = x OP d[i];
    *dest = x;
```

Perform 2x more useful work per iteration

Effect of Loop Unrolling

Method	Integer		Double FP		
Operation	Add	Mult	Add	Mult	
Combine4	1.27	3.01	3.01	5.01	
Unroll 2x1	1.01	3.01	3.01	5.01	
Latency Bound	1.00	3.00	3.00	5.00	

Helps integer add

Achieves latency bound

$$x = (x OP d[i]) OP d[i+1];$$

- Others don't improve. Why?
 - Still sequential dependency

Loop Unrolling with Reassociation (2x1a)

```
void unroll2aa combine(vec_ptr v, data_t *dest)
{
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = x OP (d[i] OP d[i+1]);
    /* Finish any remaining elements */
    for (; i < length; i++) {
       x = x OP d[i];
                                 Compare to before
                                 x = (x OP d[i]) OP d[i+1];
    *dest = x;
```

- Can this change the result of the computation?
- Yes, for FP. Why?

Effect of Reassociation

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

4 func. units for int +, 2 func. units for load Why Not .25?

1 func. unit for FP + 3-stage pipelined FP +

Nearly 2x speedup for Int *, FP +, FP *

Reason: Breaks sequential dependency


$$x = x OP (d[i] OP d[i+1]);$$

Why is that? (next slide)

2 func. units for FP *, 2 func. units for load 5-stage pipelined FP *

Reassociated Computation

$$x = x OP (d[i] OP d[i+1]);$$



What changed:

 Ops in the next iteration can be started early (no dependency)

Overall Performance

- N elements, D cycles latency/op
- (N/2+1)*D cycles:CPE = D/2

Loop Unrolling with Separate Accumulators (2x2)

```
void unroll2a combine(vec ptr v, data t *dest)
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x0 = IDENT;
    data t x1 = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x0 = x0 \text{ OP d[i]};
       x1 = x1 \text{ OP } d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x0 = x0 \text{ OP d[i]};
    *dest = x0 OP x1;
```

Different form of reassociation

Effect of Separate Accumulators

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Unroll 2x2	0.81	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

Int + makes use of two load units

$$x0 = x0 \text{ OP d[i]};$$


 $x1 = x1 \text{ OP d[i+1]};$

2x speedup (over unroll2) for Int *, FP +, FP *

Separate Accumulators

```
x0 = x0 \text{ OP d[i]};

x1 = x1 \text{ OP d[i+1]};
```



What changed:

Two independent "streams" of operations

Overall Performance

- N elements, D cycles latency/op
- Should be (N/2+1)*D cycles:
 CPE = D/2
- CPE matches prediction!

What Now?

Unrolling & Accumulating

Idea

- Can unroll to any degree L
- Can accumulate K results in parallel
- L must be multiple of K

Limitations

- Diminishing returns
 - Cannot go beyond throughput limitations of execution units
- Large overhead for short lengths
 - Finish off iterations sequentially

Accumulators

Unrolling & Accumulating: Double *

Case

- Intel Haswell
- Double FP Multiplication
- Latency bound: 5.00. Throughput bound: 0.50

FP *	Unrolling Factor L								
K	1	2	3	4	6	8	10	12	
1	5.01	5.01	5.01	5.01	5.01	5.01	5.01		
2		2.51		2.51		2.51			
3			1.67						
4				1.25		1.26			
6					0.84			0.88	
8						0.63			
10							0.51		
12								0.52	

Achievable Performance

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Best	0.54	1.01	1.01	0.52
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

- Limited only by throughput of functional units
- Up to 42X improvement over original, unoptimized code

62


Programming with AVX2

YMM Registers

- 16 total, each 32 bytes
- 32 single-byte integers



16 16-bit integers




■ 8 32-bit integers





4 double-precision floats




■ 1 single-precision float




1 double-precision float

SIMD Operations

■ SIMD Operations: Single Precision



■ SIMD Operations: Double Precision




Using Vector Instructions

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Scalar Best	0.54	1.01	1.01	0.52
Vector Best	0.06	0.24	0.25	0.16
Latency Bound	0.50	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50
Vec Throughput Bound	0.06	0.12	0.25	0.12

Make use of AVX Instructions


- Parallel operations on multiple data elements
- See Web Aside OPT:SIMD on CS:APP web page

Modern CPU Design



Branches Are A Challenge


Instruction Control Unit must work well ahead of Execution Unit to generate enough operations to keep EU busy



If the CPU has to wait for the result of the cmp before continuing to fetch instructions, may waste tens of cycles doing nothing!

Branch Prediction

- Guess which way branch will go
 - Begin executing instructions at predicted position
 - But don't actually modify register or memory data



Branch Prediction Through Loop

```
Assume
401029:
         mulsd
                  (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                           array length = 100
401031:
                 %rax,%rdx
         cmp
                              i = 98
401034:
                 401029
         ine
                                           Predict Taken (OK)
401029:
         mulsd
                  (%rdx),%xmm0,%xmm0
40102d:
                 $0x8, %rdx
         add
401031:
                 %rax,%rdx
          cmp
                              i = 99
401034:
                 401029
         jne
                                           Predict Taken
                                           (Oops)
401029:
         mulsd
                  (%rdx),%xmm0,%xmm0
40102d:
                 $0x8,%rdx
         add
                                                           Executed
                                           Read
401031:
                 %rax,%rdx
         cmp
                                           invalid
                              i = 100
401034:
          ine
                 401029
                                           location
401029:
         mulsd
                  (%rdx),%xmm0,%xmm0
                                                            Fetched
40102d:
         add
                 $0x8,%rdx
401031:
                 %rax,%rdx
          cmp
                              i = 101
401034:
                 401029
         jne
```

Branch Misprediction Invalidation

```
Assume
401029:
           mulsd
                    (%rdx),%xmm0,%xmm0
40102d:
           add
                   $0x8,%rdx
                                                array length = 100
401031:
                   %rax,%rdx
           cmp
                                  i = 98
401034:
                   401029
           ine
                                                Predict Taken (OK)
401029:
           mulsd
                    (%rdx), %xmm0, %xmm0
40102d:
                   $0x8, %rdx
           add
401031:
                   %rax,%rdx
           cmp
                                  i = 99
401034:
                   401029
           jne
                                                Predict Taken
                                                 (Oops)
401029:
                    (%rdx), %xmm0, %xmm0
                   $0x8, %rdx
40102d:
           add
401031:
                   %rax,%rdx
           <del>cmp</del>
                                  i = 100
<del>401034</del>:
           ine
                    401029
                                                    Invalidate
                   (%rdx), %xmm0, %xmm0
<del>401029</del>:
40102d:
           add
                   $0x8, %rdx
401031:
                   %rax, %rdx
           <del>cmp</del>
                                  i = 101
401034:
                    401029
           ine
```

Branch Misprediction Recovery

```
401029:
         mulsd
                 (%rdx),%xmm0,%xmm0
40102d:
                 $0x8,%rdx
         add
                                  i = 99
                                            Definitely not taken
401031:
         cmp
                 %rax,%rdx
401034:
         jne
                 401029
401036:
                 401040
         ġmp
                                               Reload
401040:
                 %xmm0,(%r12)
         movsd
```

Performance Cost

- Multiple clock cycles on modern processor
- Can be a major performance limiter

Branch Prediction Numbers

A simple heuristic:

- Backwards branches are often loops, so predict taken
- Forwards branches are often ifs, so predict not taken
- >95% prediction accuracy just with this!

Fancier algorithms track behavior of each branch

- Subject of ongoing research
- 2011 record (https://www.jilp.org/jwac-2/program/JWAC-2-program/JWAC-2-program.htm): 34.1 mispredictions per 1000 instructions
- Current research focuses on the remaining handful of "impossible to predict" branches (strongly data-dependent, no correlation with history)
 - e.g. https://hps.ece.utexas.edu/pub/PruettPatt_BranchRunahead.pdf

Optimizing for Branch Prediction

Reduce # of branches

- Transform loops
- Unroll loops
- Use conditional moves
 - Not always a good idea

Make branches predictable

- Sort datahttps://stackoverflow.com/questions/11227809
- Avoid indirect branches
 - function pointers
 - virtual methods

```
.Loop:
    movzbl 0(%rbp,%rbx), %edx
            -65(%rdx), %ecx
    leal
            $25, %cl
    cmpb
            .Lskip
    <del>ia</del>
            $32, %edx
    addl
           %dl, 0(%rbp,%rbx)
    movb
.Lskip:
           $1, %rbx
    add1
            %rax, %rbx
    cmpq
    jb
            .Loop
.Loop:
    movzbl 0(%rbp,%rbx), %edx
    mov1
           %edx, %esi
    leal
            -65(%rdx), %ecx
    addl
            $32, %edx
            $25, %cl
    cmpb
    cmova
           %esi, %edx
           %dl, 0(%rbp,%rbx)
    movb
            $1, %rbx
    addl
            %rax, %rbx
                                  Memory write
    cmpq
    jb
            .Loop
                                      now
                                 unconditional!
```

Loop Unrolling

- Amortize cost of loop condition by duplicating body
- Creates opportunities for CSE, code motion, scheduling
- Prepares code for vectorization
- Can hurt performance by increasing code size

```
for (size_t i = 0; i < nelts; i++) {
    A[i] = B[i]*k + C[i];
}

for (size_t i = 0; i < nelts - 4; i += 4) {
    A[i] = B[i]*k + C[i];
    A[i+1] = B[i+1]*k + C[i+1];
    A[i+2] = B[i+2]*k + C[i+2];
    A[i+3] = B[i+3]*k + C[i+3];
}</pre>
```

When would this change be incorrect?

Scheduling

- Rearrange instructions to make it easier for the CPU to keep all functional units busy
- For instance, move all the loads to the top of an unrolled loop
 - Now maybe it's more obvious why we need lots of registers

```
for (size_t i = 0; i < nelts - 4; i += 4) {
    A[i ] = B[i ]*k + C[i ];
    A[i+1] = B[i+1]*k + C[i+1];
    A[i+2] = B[i+2]*k + C[i+2];
    A[i+3] = B[i+3]*k + C[i+3];
}

A[i+3] = B[i+3]*k + C[i+3];

A[i+3] = B2*k + C1;
A[i+2] = B2*k + C2;
A[i+3] = B3*k + C3;
}</pre>
```

When would this change be incorrect?

Vectorization

- Use special instructions that operate on several array elements at once
 - Often called "SIMD" for "Single Instruction Multiple Data"
 - Invented in 1966 for ILLIAC IV supercomputer
 - Valuable for audio and video processing; has become ubiquitous

```
for (size_t i = 0; i < nelts - 4; i += 4) {
    B0 = B[i]; B1 = B[i+1]; B2 = B[i+2]; B3 = B[i+3];
    C0 = C[i]; C1 = C[i+1]; C2 = C[i+2]; C3 = B[i+3];
    A[i ] = B0*k + C0;
    A[i+1] = B1*k + C1;
    A[i+2] = B2*k + C2;
    A[i+3] = B3*k + C3;
}</pre>
kkkk = _mm_set_ps1(k);
for (size_t i = 0; i < nelts - 4; i += 4) {
    B0123 = _mm_load_ps(&B[i]);
    C0123 = _mm_load_ps(&C[i]);
    A0123 = _mm_fmadd_ps(B0123, kkkk, C0123);
    _mm_store_ps(&A[i], A0123);
}</pre>
```

Summary: Getting High Performance

- Good compiler and flags
- Don't do anything sub-optimal
 - Watch out for hidden algorithmic inefficiencies
 - Write compiler-friendly code
 - Watch out for optimization blockers: procedure calls & memory references
 - Look carefully at innermost loops (where most work is done)

Tune code for machine

- Exploit instruction-level parallelism
- Avoid unpredictable branches
- Make code cache friendly