




# Register / Descriptor read / write



# DMA Write (FPGA write, PC read)



# DMA Read (FPGA read, PC write)



## DMA Cache

