


DMA Write (FPGA write, PC read) START_READ Store TAG for DMA **IDLE** Send Read Read Process (array of 32 tags) request header Yes START WRITE No Yes Descr Read Send Write Descr enable? (not write)? request No Header + data no Yes CONT_WRITE dword_count word_count Reached? > 4? Data Nb yes Disable descriptor Fetch next descriptor



DMA Cache TRANSFER: axis_rq <= axis_rq</pre> backup(i) <= axis_rq |++ Yes Restore No Tready = 1? Yes complete? No START_RESTORE: RESTORE: Yes axis_rq <= axis_rq</pre> Tlast = 1? axis_rq <= backup(i) backup(i) <= axis_rq</pre> j++ |++ No