Component Name pcie_x8_gen3_3_0	
Basic Capabilities PF0 IDs PF0 BAR Legacy/MSI Cap MS	Slx Cap Power Management Extd. Capabilities-1 Extd. Capabilities-2 Shared Logic
Mode Advanced ▼ Device / Port Type PCI Express Endpoint device ▼	Reference Clock Frequency (MHz) 100 MHz
PCIe Block Location X0Y1	Xilinx Development Board VC709 ▼
	Silicon Revision Production
Number of Lanes	Maximum Link Speed
Lane Width X8 🔻	○ 2.5 GT/s ○ 5.0 GT/s ◎ 8.0 GT/s
AXI-ST Interface Width	AXI-ST Interface Frequency (MHz)
AXI-ST Interface Width 256 bit ▼	AXI-ST Interface Frequency (MHz) 250 🔻
AXI-ST Alignment Mode	Tandem Configuration
DWORD Aligned	● None ○ Tandem PROM (Refer PG023) ○ Tandem PCIe (Refer PG023)
PIPE Mode Simulations	
☐ Enable AXI-ST Frame Straddle	☐ Enable External GT Channel DRP
☑ Disable Client Tag	☐ Enable RX Message INTFC
☐ Additional Transceiver Control and Status Ports	☐ PCIe DRP Ports
☐ Enable External STARTUP primitive	☐ Enable Powerdown Interface