

Mode **Advanced**Device / Port Type **PCI Express Endpoint device**PCIe Block Location **X0Y1**Reference Clock Frequency (MHz) **100 MHz**Xilinx Development Board **VC709**Silicon Revision **Production**

Number of Lanes

Maximum Link Speed

Lane Width **X8**☐ 2.5 GT/s ☐ 5.0 GT/s ☒ 8.0 GT/s

AXI-ST Interface Width

AXI-ST Interface Frequency (MHz)

AXI-ST Interface Width **256 bit**AXI-ST Interface Frequency (MHz) **250**

AXI-ST Alignment Mode

Tandem Configuration

☒ DWORD Aligned ☐ Address Aligned☒ None ☐ Tandem PROM (Refer PG023) ☐ Tandem PCIe (Refer PG023)

PIPE Mode Simulations

☒ None ☐ Enable Pipe Simulation ☐ Enable External PIPE Interface☐ Enable AXI-ST Frame Straddle☐ Enable External GT Channel DRP☒ Disable Client Tag☐ Enable RX Message INTFC☐ Additional Transceiver Control and Status Ports☐ PCIe DRP Ports☐ Enable External STARTUP primitive☐ Enable Powerdown Interface