# 1. Description

## 1.1. Project

Project Name	Body-Synthesizer_STM32_F746ZG
Board Name	custom
Generated with:	STM32CubeMX 5.6.1
Date	05/07/2020

## 1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x6
MCU name	STM32F746ZGTx
MCU Package	LQFP144
MCU Pin number	144

# 2. Pinout Configuration




# 3. Pins Configuration

D'. Nl	D'. N.	D' . T	A.16 6 .	Labat
Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
6	VBAT	Power		
16	VSS	Power		
17	VDD	Power		
25	NRST	Reset		
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
38	VSS	Power		
39	VDD	Power		
40	PA4	I/O	DAC_OUT1	
41	PA5	I/O	DAC_OUT2	
46	PB0 *	I/O	GPIO_Output	
51	VSS	Power		
52	VDD	Power		
61	VSS	Power		
62	VDD	Power		
71	VCAP_1	Power		
72	VDD	Power		
83	VSS	Power		
84	VDD	Power		
94	VSS	Power		
95	VDDUSB	Power		
106	VCAP_2	Power		
107	VSS	Power		
108	VDD	Power		
120	VSS	Power		
121	VDD	Power		
130	VSS	Power		
131	VDD	Power		
137	PB7 *	I/O	GPIO_Output	
138	воото	Boot		
143	PDR_ON	Reset		
144	VDD	Power		

Body-Synthesizer_	_STM32_	_F746ZG	Project
	Con	figuration	Report

* The pin is affected with an I/O function			

# 4. Clock Tree Configuration



Page 5

# 5. Software Project

## 5.1. Project Settings

Name	Value	
Project Name	Body-Synthesizer_STM32_F746ZG	
Project Folder	C:\Users\Max\Documents\GIT\Body-Synthesizer_STM32_F746ZG	
Toolchain / IDE	STM32CubeIDE	
Firmware Package Name and Version	STM32Cube FW_F7 V1.16.0	

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x6
мси	STM32F746ZGTx
Datasheet	027590_Rev4

#### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

#### 6.3. Battery Selection

Battery	Alkaline(9V)
Capacity	625.0 mAh
Self Discharge	0.3 %/month
Nominal Voltage	9.0 V
Max Cont Current	200.0 mA
Max Pulse Current	0.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

Step	Step1	Step2	
Mode	RUN	STOP UDM (Under Drive)	
Vdd	3.3	3.3	
Voltage Source	Battery	Battery	
Range	Scale1-High	No Scale	
Fetch Type	ITCM/FLASH/REGON	n/a	
CPU Frequency	216 MHz	0 Hz	
ock Configuration HSE PLL		Regulator LP Flash-PwrDwn	
Clock Source Frequency	4 MHz	0 Hz	
Peripherals			
Additional Cons.	0 mA	0 mA	
Average Current	130 mA	100 μΑ	
Duration	0.1 ms	0.9 ms	
DMIPS	462.0	0.0	
Ta Max	87.84	104.99	
Category	In DS Table	In DS Table	

## 6.5. RESULTS

Sequence Time	1 ms	Average Current	13.09 mA
Battery Life	1 day, 23 hours	Average DMIPS	462.24 DMIPS

## 6.6. Chart



# 7. IPs and Middleware Configuration 7.1. DAC

mode: OUT1 Configuration mode: OUT2 Configuration 7.1.1. Parameter Settings:

**DAC Out1 Settings:** 

Output Buffer Enable

Trigger Out event \*

Wave generation mode Disabled

**DAC Out2 Settings:** 

Output Buffer Enable

Trigger Timer 6 Trigger Out event \*

Wave generation mode Triangle wave generation \*

Maximum Triangle Amplitude 2047 \*

#### 7.2. GPIO

#### 7.3. RCC

#### 7.3.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3

Flash Latency(WS) 3 WS (4 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Over Drive Enabled

Power Regulator Voltage Scale Power Regulator Voltage Scale 3

#### 7.4. SYS

Timebase Source: SysTick

#### 7.5. TIM6

mode: Activated

#### 7.5.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 5400 \*
auto-reload preload Enable \*

#### **Trigger Output (TRGO) Parameters:**

Trigger Event Selection Update Event \*

#### 7.6. TIM8

**Clock Source: Internal Clock** 

**Channel4: PWM Generation No Output** 

7.6.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 10800 \*

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 16 bits value) 0

auto-reload preload Enable \*

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Update Event \*

Trigger Event Selection TRGO2 Reset (UG bit from TIMx\_EGR)

#### **Break And Dead Time management - BRK Configuration:**

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

#### **Break And Dead Time management - BRK2 Configuration:**

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

#### **Break And Dead Time management - Output Configuration:**

Automatic Output State Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

#### **PWM Generation Channel 4:**

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

<sup>\*</sup> User modified value

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
DAC	PA4	DAC_OUT1	Analog mode	No pull-up and no pull-down	n/a	
	PA5	DAC_OUT2	Analog mode	No pull-up and no pull-down	n/a	
GPIO	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Very High	
					*	
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
DAC1	DMA1_Stream5	Memory To Peripheral	Very High *

## DAC1: DMA1\_Stream5 DMA request Settings:

Word \*

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Word \*

Memory Data Width:

## 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority	
•	Ellable	Freelinplion Flionly	SubFliohty	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
DMA1 stream5 global interrupt	true	1	0	
PVD interrupt through EXTI line 16	unused			
Flash global interrupt	unused			
RCC global interrupt	unused			
TIM8 break interrupt and TIM12 global interrupt	unused			
TIM8 update interrupt and TIM13 global interrupt	unused			
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused			
TIM8 capture compare interrupt	unused			
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	unused			
FPU global interrupt		unused		

<sup>\*</sup> User modified value

# 9. Predefined Views - Category view: Current



# 10. Software Pack Report