

## 1. Description


### 1.1. Project

Project Name	Body-Synthesizer_STM32_F746ZG
Board Name	custom
Generated with:	STM32CubeMX 5.6.1
Date	08/31/2021

### 1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x6
MCU name	STM32F746ZGTx
MCU Package	LQFP144
MCU Pin number	144

## 2. Pinout Configuration




### 3. Pins Configuration

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
7	PC13	I/O	GPIO_EXTI13	ENTER_USER
10	PF0	I/O	I2C2_SDA	GYRO_I2C_SDA
11	PF1	I/O	I2C2_SCL	GYRO_I2C_SCL
16	VSS	Power		
17	VDD	Power		
18	PF6	I/O	ADC3_IN4	ADC_EMG_DC
19	PF7	I/O	ADC3_IN5	ADC_EMG_AC
22	PF10 *	I/O	GPIO_Output	SD_CS
25	NRST	Reset		
26	PC0	I/O	ADC2_IN10	Poti
28	PC2	I/O	ADC1_IN12	KEYBOARD_ADC
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
34	PA0/WKUP *	I/O	GPIO_Output	DISP_DC
36	PA2	I/O	USART2_TX	
38	VSS	Power		
39	VDD	Power		
40	PA4	I/O	DAC_OUT1	
41	PA5	I/O	DAC_OUT2	
42	PA6	I/O	ADC2_IN6	VRx
46	PB0	I/O	ADC2_IN8	VRy
47	PB1 *	I/O	GPIO_Input	DISP_BUSY
48	PB2	I/O	SPI3_MOSI	SD_DI_MOSI
50	PF12 *	I/O	GPIO_Output	DISP_RST
51	VSS	Power		
52	VDD	Power		
56	PG0	I/O	GPIO_EXTI0	SW
59	PE8	I/O	GPIO_EXTI8	ENTER
61	VSS	Power		
62	VDD	Power		
71	VCAP_1	Power		
72	VDD	Power		
75	PB14 *	I/O	GPIO_Output	Red_User_LED

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
77	PD8	I/O	USART3_TX	
78	PD9	I/O	USART3_RX	
83	VSS	Power		
84	VDD	Power		
94	VSS	Power		
95	VDDUSB	Power		
98	PC8 *	I/O	GPIO_Output	DISP_CS
99	PC9	I/O	GPIO_EXTI9	BACK
106	VCAP_2	Power		
107	VSS	Power		
108	VDD	Power		
111	PC10	I/O	SPI3_SCK	SD_CLK
112	PC11	I/O	SPI3_MISO	SD_DO_MISO
120	VSS	Power		
121	VDD	Power		
122	PD6	I/O	USART2_RX	
130	VSS	Power		
131	VDD	Power		
133	PB3	I/O	SPI1_SCK	DISP_CLK
135	PB5	I/O	SPI1_MOSI	DISP_DIN
137	PB7 *	I/O	GPIO_Output	Blue_User_LED
138	BOOT0	Boot		
143	PDR_ON	Reset		
144	VDD	Power		

\* The pin is affected with an I/O function

## 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	Body-Synthesizer_STM32_F746ZG
Project Folder	C:\Users\Max\Documents\GIT\Body-Synthesizer_STM32_F746ZG
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F7 V1.16.0

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x6
MCU	STM32F746ZGTx
Datasheet	027590_Rev4

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Alkaline(9V)
Capacity	625.0 mAh
Self Discharge	0.3 %/month
Nominal Voltage	9.0 V
Max Cont Current	200.0 mA
Max Pulse Current	0.0 mA
Cells in series	1
Cells in parallel	1

### 6.4. Sequence


<b>Step</b>	Step1	Step2
<b>Mode</b>	RUN	STOP UDM (Under Drive)
<b>Vdd</b>	3.3	3.3
<b>Voltage Source</b>	Battery	Battery
<b>Range</b>	Scale1-High	No Scale
<b>Fetch Type</b>	ITCM/FLASH/REGON	n/a
<b>CPU Frequency</b>	216 MHz	0 Hz
<b>Clock Configuration</b>	HSE PLL	Regulator LP Flash-PwrDwn
<b>Clock Source Frequency</b>	4 MHz	0 Hz
<b>Peripherals</b>		
<b>Additional Cons.</b>	0 mA	0 mA
<b>Average Current</b>	130 mA	100 $\mu$ A
<b>Duration</b>	0.1 ms	0.9 ms
<b>DMIPS</b>	462.0	0.0
<b>Ta Max</b>	87.84	104.99
<b>Category</b>	In DS Table	In DS Table

## 6.5. RESULTS

Sequence Time	1 ms	Average Current	13.09 mA
Battery Life	1 day, 23 hours	Average DMIPS	462.24 DMIPS

## 6.6. Chart





## 7. IPs and Middleware Configuration

### 7.1. ADC1

mode: IN12

#### 7.1.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode Independent mode

##### ADC\_Settings:

Clock Prescaler **PCLK2 divided by 8 \***

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode **Enabled \***

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests **Enabled \***

End Of Conversion Selection **EOC flag at the end of all conversions \***

##### ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source **Timer 5 Trigger Out event \***

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 12

Sampling Time **15 Cycles \***

##### ADC\_Injected\_ConversionMode:

Number Of Conversions 0

##### WatchDog:

Enable Analog WatchDog Mode false

### 7.2. ADC2

mode: IN6

mode: IN8

mode: IN10

#### 7.2.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode Independent mode

#### ADC\_Settings:

Clock Prescaler	<b>PCLK2 divided by 8 *</b>
Resolution	12 bits (15 ADC Clock cycles)
Data Alignment	Right alignment
Scan Conversion Mode	Enabled
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
DMA Continuous Requests	<b>Enabled *</b>
End Of Conversion Selection	EOC flag at the end of single channel conversion

#### ADC\_Regular\_ConversionMode:

Number Of Conversion	<b>3 *</b>
External Trigger Conversion Source	<b>Timer 6 Trigger Out event *</b>
External Trigger Conversion Edge	Trigger detection on the rising edge
<u>Rank</u>	1
Channel	Channel 6
Sampling Time	<b>15 Cycles *</b>
<u>Rank</u>	<b>2 *</b>
Channel	<b>Channel 8 *</b>
Sampling Time	<b>15 Cycles *</b>
<u>Rank</u>	<b>3 *</b>
Channel	<b>Channel 10 *</b>
Sampling Time	<b>15 Cycles *</b>

#### ADC\_Injected\_ConversionMode:

Number Of Conversions	0
-----------------------	---

#### WatchDog:

Enable Analog WatchDog Mode	false
-----------------------------	-------

## 7.3. ADC3

mode: IN4

mode: IN5

### 7.3.1. Parameter Settings:

#### ADCs\_Common\_Settings:

Mode	Independent mode
------	------------------

#### ADC\_Settings:

Clock Prescaler	<b>PCLK2 divided by 8 *</b>
Resolution	12 bits (15 ADC Clock cycles)

Data Alignment	Right alignment
Scan Conversion Mode	Enabled
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
DMA Continuous Requests	<b>Enabled *</b>
End Of Conversion Selection	EOC flag at the end of single channel conversion
<b>ADC_Regular_ConversionMode:</b>	
Number Of Conversion	<b>2 *</b>
External Trigger Conversion Source	<b>Timer 8 Trigger Out event *</b>
External Trigger Conversion Edge	Trigger detection on the rising edge
Rank	1
Channel	Channel 4
Sampling Time	<b>15 Cycles *</b>
Rank	<b>2 *</b>
Channel	<b>Channel 5 *</b>
Sampling Time	<b>15 Cycles *</b>
<b>ADC_Injected_ConversionMode:</b>	
Number Of Conversions	0
<b>WatchDog:</b>	
Enable Analog WatchDog Mode	false

## 7.4. DAC

**mode: OUT1 Configuration**

**mode: OUT2 Configuration**

### 7.4.1. Parameter Settings:

#### DAC Out1 Settings:

Output Buffer	Enable
Trigger	<b>Timer 8 Trigger Out event *</b>
Wave generation mode	Disabled

#### DAC Out2 Settings:

Output Buffer	Enable
Trigger	<b>Timer 8 Trigger Out event *</b>
Wave generation mode	Disabled

## 7.5. GPIO

## 7.6. I2C2

### I2C: I2C

#### 7.6.1. Parameter Settings:

##### Timing configuration:

I2C Speed Mode	Standard Mode
I2C Speed Frequency (KHz)	100
Rise Time (ns)	0
Fall Time (ns)	0
Coefficient of Digital Filter	0
Analog Filter	Enabled
Timing	<b>0x20404768 *</b>

##### Slave Features:

Clock No Stretch Mode	Disabled
General Call Address Detection	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0

## 7.7. SPI1

### Mode: Transmit Only Master

#### 7.7.1. Parameter Settings:

##### Basic Parameters:

Frame Format	Motorola
Data Size	<b>8 Bits *</b>
First Bit	MSB First

##### Clock Parameters:

Prescaler (for Baud Rate)	<b>64 *</b>
Baud Rate	<b>1.6875 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

##### Advanced Parameters:

CRC Calculation	Disabled
NSSP Mode	Enabled

NSS Signal Type

Software

## 7.8. SPI3

**Mode: Full-Duplex Master**

### 7.8.1. Parameter Settings:

#### Basic Parameters:

Frame Format	Motorola
Data Size	<b>8 Bits *</b>
First Bit	MSB First

#### Clock Parameters:

Prescaler (for Baud Rate)	<b>32 *</b>
Baud Rate	<b>1.6875 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

#### Advanced Parameters:

CRC Calculation	Disabled
NSSP Mode	Enabled
NSS Signal Type	Software

## 7.9. SYS

**Timebase Source: SysTick**

## 7.10. TIM1

**Clock Source : Internal Clock**

### 7.10.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>215 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>10000 *</b>
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 16 bits value)	0
auto-reload preload	<b>Enable *</b>

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	<b>Update Event *</b>
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)

## 7.11. TIM2

**Clock Source : Internal Clock**

### 7.11.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>4 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	<b>59999 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

## 7.12. TIM4

**Clock Source : Internal Clock**

### 7.12.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>4 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>59999 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

## 7.13. TIM5

## mode: Clock Source

### 7.13.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	<b>100 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	<b>Enable *</b>

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	<b>Update Event *</b>

## 7.14. TIM6

## mode: Activated

### 7.14.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>53999 *</b>
auto-reload preload	<b>Enable *</b>

#### Trigger Output (TRGO) Parameters:

Trigger Event Selection	<b>Update Event *</b>
-------------------------	-----------------------

## 7.15. TIM8

## Clock Source : Internal Clock

## Channel4: PWM Generation No Output

### 7.15.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>10800 *</b>
Internal Clock Division (CKD)	No Division



Repetition Counter (RCR - 16 bits value)	0
auto-reload preload	<b>Enable *</b>
<b>Trigger Output (TRGO) Parameters:</b>	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	<b>Update Event *</b>
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)

**Break And Dead Time management - BRK Configuration:**

BRK State	Disable
BRK Polarity	High
BRK Filter (4 bits value)	0

**Break And Dead Time management - BRK2 Configuration:**

BRK2 State	Disable
BRK2 Polarity	High
BRK2 Filter (4 bits value)	0

**Break And Dead Time management - Output Configuration:**

Automatic Output State	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

**PWM Generation Channel 4:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

## 7.16. USART2

**Mode: Asynchronous**

**7.16.1. Parameter Settings:**

**Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

**Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

**Advanced Features:**

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 7.17. USART3

**Mode: Asynchronous**

### 7.17.1. Parameter Settings:

**Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

**Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

**Advanced Features:**

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 7.18. FATFS

**mode: User-defined**

### 7.18.1. Set Defines:

**Version:**

FATFS version R0.12c

**Function Parameters:**

FS_READONLY (Read-only mode)	Disabled
FS_MINIMIZE (Minimization level)	Disabled
USE_STRFUNC (String functions)	Enabled with LF -> CRLF conversion
USE_FIND (Find functions)	Disabled
USE_MKFS (Make filesystem function)	Enabled
USE_FASTSEEK (Fast seek function)	Enabled
USE_EXPAND (Use f_expand function)	Disabled
USE_CHMOD (Change attributes function)	Disabled
USE_LABEL (Volume label functions)	Disabled
USE_FORWARD (Forward function)	Disabled

**Locale and Namespace Parameters:**

CODE_PAGE (Code page on target)	Latin 1
USE_LFN (Use Long Filename)	<b>Enabled with static working buffer on the BSS *</b>
MAX_LFN (Max Long Filename)	255
LFN_UNICODE (Enable Unicode)	ANSI/OEM
STRF_ENCODE (Character encoding)	UTF-8
FS_RPATH (Relative Path)	Disabled

**Physical Drive Parameters:**

VOLUMES (Logical drives)	1
MAX_SS (Maximum Sector Size)	<b>4096 *</b>
MIN_SS (Minimum Sector Size)	512
MULTI_PARTITION (Volume partitions feature)	Disabled
USE_TRIM (Erase feature)	Disabled
FS_NOFSINFO (Force full FAT scan)	0

**System Parameters:**

FS_TINY (Tiny mode)	Disabled
FS_EXFAT (Support of exFAT file system)	Disabled
FS_NORTC (Timestamp feature)	Dynamic timestamp
FS_REENTRANT (Re-Entrancy)	Disabled
FS_TIMEOUT (Timeout ticks)	1000
FS_LOCK (Number of files opened simultaneously)	2

**\* User modified value**

## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PC2	ADC1_IN12	Analog mode	No pull-up and no pull-down	n/a	KEYBOARD_ADC
ADC2	PC0	ADC2_IN10	Analog mode	No pull-up and no pull-down	n/a	Poti
	PA6	ADC2_IN6	Analog mode	No pull-up and no pull-down	n/a	VRx
	PB0	ADC2_IN8	Analog mode	No pull-up and no pull-down	n/a	VRy
ADC3	PF6	ADC3_IN4	Analog mode	No pull-up and no pull-down	n/a	ADC_EMG_DC
	PF7	ADC3_IN5	Analog mode	No pull-up and no pull-down	n/a	ADC_EMG_AC
DAC	PA4	DAC_OUT1	Analog mode	No pull-up and no pull-down	n/a	
	PA5	DAC_OUT2	Analog mode	No pull-up and no pull-down	n/a	
I2C2	PF0	I2C2_SDA	Alternate Function Open Drain	Pull-up	Very High *	GYRO_I2C_SDA
	PF1	I2C2_SCL	Alternate Function Open Drain	Pull-up	Very High *	GYRO_I2C_SCL
SPI1	PB3	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	DISP_CLK
	PB5	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	DISP_DIN
SPI3	PB2	SPI3_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	SD_DI_MOSI
	PC10	SPI3_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	SD_CLK
	PC11	SPI3_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	SD_DO_MISO
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD6	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USART3	PD8	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	ENTER_USER
	PF10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	SD_CS
	PA0/WKUP	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DISP_DC

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PB1	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	DISP_BUSY
	PF12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DISP_RST
	PG0	GPIO_EXTI0	<b>External Interrupt Mode with Falling edge trigger detection</b>	No pull-up and no pull-down	n/a	SW
	PE8	GPIO_EXTI8	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	ENTER
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Red_User_LED
	PC8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DISP_CS
	PC9	GPIO_EXTI9	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	BACK
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Blue_User_LED

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
DAC1	DMA1_Stream5	Memory To Peripheral	<b>Very High *</b>
ADC2	DMA2_Stream2	Peripheral To Memory	<b>High *</b>
ADC1	DMA2_Stream0	Peripheral To Memory	<b>Very High *</b>
ADC3	DMA2_Stream1	Peripheral To Memory	<b>High *</b>
DAC2	DMA1_Stream6	Memory To Peripheral	<b>Very High *</b>

### DAC1: DMA1\_Stream5 DMA request Settings:

Mode: **Circular \***  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: **Word \***  
 Memory Data Width: **Word \***

### ADC2: DMA2\_Stream2 DMA request Settings:

Mode: **Circular \***  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: Half Word  
 Memory Data Width: Half Word

### ADC1: DMA2\_Stream0 DMA request Settings:

Mode: Normal  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: **Word \***  
 Memory Data Width: **Word \***

ADC3: DMA2\_Stream1 DMA request Settings:

Mode: **Circular \***  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: **Word \***  
Memory Data Width: **Word \***

DAC2: DMA1\_Stream6 DMA request Settings:

Mode: **Circular \***  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: **Word \***  
Memory Data Width: **Word \***

### 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 stream5 global interrupt	true	0	0
DMA1 stream6 global interrupt	true	0	0
ADC1, ADC2 and ADC3 global interrupts	true	0	0
EXTI line[9:5] interrupts	true	1	0
TIM2 global interrupt	true	1	0
TIM4 global interrupt	true	1	0
EXTI line[15:10] interrupts	true	1	0
TIM5 global interrupt	true	1	0
DMA2 stream0 global interrupt	true	0	0
DMA2 stream1 global interrupt	true	1	0
DMA2 stream2 global interrupt	true	2	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
EXTI line0 interrupt	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
I2C2 event interrupt	unused		
I2C2 error interrupt	unused		
SPI1 global interrupt	unused		
USART2 global interrupt	unused		
USART3 global interrupt	unused		
TIM8 break interrupt and TIM12 global interrupt	unused		
TIM8 update interrupt and TIM13 global interrupt	unused		
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused		



Interrupt Table	Enable	Preenmption Priority	SubPriority
TIM8 capture compare interrupt		unused	
SPI3 global interrupt		unused	
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts		unused	
FPU global interrupt		unused	

\* User modified value

9. Predefined Views - Category view : Current

Middleware						
FATFS ✓						
System Core	Analog	Timers	Connectivity	Multimedia	Security	Computing
CORTEX_M7 ✓	ADC1 ✓	TIM1 ✓	I2C2 ✓			
DMA ✓	ADC2 ✓	TIM2 ✓	SPI1 ✓			
GPIO ✓	ADC3 ✓	TIM4 ✓	SPI3 ✓			
NVIC ✓	DAC ✓	TIM5 ✓	USART2 ✓			
RCC ✓		TIM6 ✓	USART3 ✓			
SYS ✓		TIM8 ✓				

## ***10. Software Pack Report***