


Source: https://www.apple.com/de/newsroom/2024/05/apple-introduces-m4-chip/



Background

Technical Specifications

- System on a Chip (SoC)
- 3-nanometer technology
- CPU has 4 P-Cores and 6 E-Cores
- CPU supports Scalable Matrix Extension (SME)



Source: https://www.apple.com/de/newsroom/2024/05/apple-introduces-m4-chip/

Vector Instructions

- Arm ASIMD/NEON
- Arm Scalable Vector Extension (SVE)
- c += a * b (FMLA)

Matrix Instructions


- Arm Scalable Matrix Extension (SME)
- $C += a \otimes b$ (FMOPA)

Vector Instructions

- Arm ASIMD/NEON
- Arm Scalable Vector Extension (SVE)
- c += a * b (FMLA)

Matrix Instructions

- Arm Scalable Matrix Extension (SME)
- $C += a \otimes b$ (FMOPA)




fmla v2.s, v1.s, v0.s

Vector Instructions

- Arm ASIMD/NEON
- Arm Scalable Vector Extension (SVE)
- c += a * b (FMLA)

Matrix Instructions

- Arm Scalable Matrix Extension (SME)
- $C += a \otimes b$ (FMOPA)




fmla v2.s, v1.s, v0.s

Vector Instructions

- Arm ASIMD/NEON
- Arm Scalable Vector Extension (SVE)
- c += a * b (FMLA)

Matrix Instructions

- Arm Scalable Matrix Extension (SME)
- $C += a \otimes b$ (FMOPA)




fmopa za0.s, p0/m, p1/m, z0.s, z1.s

Vector Instructions

- Arm ASIMD/NEON
- Arm Scalable Vector Extension (SVE)
- c += a * b (FMLA)

Matrix Instructions

- Arm Scalable Matrix Extension (SME)
- $C += a \otimes b$ (FMOPA)



- M4's SME acceleration is FP32-centric
- No speedup from FP32 to FP16/BF16
- Only 2x speedup with I8 to I32
- Streaming SVE performance is low
 → use SME2
- FP32 Multithreaded peak: 2341 GFLOPS

Instruction	Datatype		GOPS	
	In	Out	P-Core	E-Core
FMLA (Neon)	FP64	FP64	56	23
FMLA (Neon)	FP32	FP32	113	46
FMLA (Neon)	FP16	FP16	220	91
BFMMLA (Neon)	BF16	FP32	67	31
FMOPA (SME)	FP64	FP64	503	89
FMOPA (SME)	FP32	FP32	2009	357
BFMOPA (SME)	BF16	FP32	2010	357
FMOPA (SME)	FP16	FP32	2010	357
SMOPA (SME)	I16	I32	2010	357
SMOPA (SME)	I8	I32	4017	715
FMLA (SME2)	FP64	FP64	251	89
FMLA (SSVE)	FP64	FP64	16	11
FMLA (SME2)	FP32	FP32	501	179
FMLA (SSVE)	FP32	FP32	31	22

- M4's SME acceleration is FP32-centric
- No speedup from FP32 to FP16/BF16
- Only 2x speedup with I8 to I32
- Streaming SVE performance is low
 → use SME2
- FP32 Multithreaded peak: 2341 GFLOPS

Instruction	Datatype		GOPS	
	In	Out	P-Core	E-Core
FMLA (Neon)	FP64	FP64	56	23
FMLA (Neon)	FP32	FP32	113	46
FMLA (Neon)	FP16	FP16	220	91
BFMMLA (Neon)	BF16	FP32	67	31
FMOPA (SME)	FP64	FP64	503	89
FMOPA (SME)	FP32	FP32	2009	357
BFMOPA (SME)	BF16	FP32	2010	357
FMOPA (SME)	FP16	FP32	2010	357
SMOPA (SME)	I16	I32	2010	357
SMOPA (SME)	I8	I32	4017	715
FMLA (SME2)	FP64	FP64	251	89
FMLA (SSVE)	FP64	FP64	16	11
FMLA (SME2)	FP32	FP32	501	179
FMLA (SSVE)	FP32	FP32	31	22

- M4's SME acceleration is FP32-centric
- No speedup from FP32 to FP16/BF16
- Only 2x speedup with I8 to I32
- Streaming SVE performance is low
 → use SME2
- FP32 Multithreaded peak: 2341 GFLOPS

Instruction	Datatype		GOPS	
	In	Out	P-Core	E-Core
FMLA (Neon)	FP64	FP64	56	23
FMLA (Neon)	FP32	FP32	113	46
FMLA (Neon)	FP16	FP16	220	91
BFMMLA (Neon)	BF16	FP32	67	31
FMOPA (SME)	FP64	FP64	503	89
FMOPA (SME)	FP32	FP32	2009	357
BFMOPA (SME)	BF16	FP32	2010	357
FMOPA (SME)	FP16	FP32	2010	357
SMOPA (SME)	I16	I32	2010	357
SMOPA (SME)	I8	I32	4017	715
FMLA (SME2)	FP64	FP64	251	89
FMLA (SSVE)	FP64	FP64	16	11
FMLA (SME2)	FP32	FP32	501	179
FMLA (SSVE)	FP32	FP32	31	22

- M4's SME acceleration is FP32-centric
- No speedup from FP32 to FP16/BF16
- Only 2x speedup with I8 to I32
- Streaming SVE performance is low
 → use SME2
- FP32 Multithreaded peak: 2341 GFLOPS

Instruction	Datatype		GOPS	
	In	Out	P-Core	E-Core
FMLA (Neon)	FP64	FP64	56	23
FMLA (Neon)	FP32	FP32	113	46
FMLA (Neon)	FP16	FP16	220	91
BFMMLA (Neon)	BF16	FP32	67	31
FMOPA (SME)	FP64	FP64	503	89
FMOPA (SME)	FP32	FP32	2009	357
BFMOPA (SME)	BF16	FP32	2010	357
FMOPA (SME)	FP16	FP32	2010	357
SMOPA (SME)	I16	I32	2010	357
SMOPA (SME)	I8	I32	4017	715
FMLA (SME2)	FP64	FP64	251	89
FMLA (SSVE)	FP64	FP64	16	11
FMLA (SME2)	FP32	FP32	501	179
FMLA (SSVE)	FP32	FP32	31	22

Load to ZA tile

- Two strategies:
 - LDR
 - LD1W and MOVA
- LDR loads 64 byte to ZA
- LD1W loads up to 256 byte into VR and MOVA copy them to ZA






Memory


Load to ZA tile

- Two strategies:
 - LDR
 - LD1W and MOVA
- LDR loads 64 byte to ZA
- LD1W loads up to 256 byte into VR and MOVA copy them to ZA




Load to ZA tile

- Two strategies:
 - LDR
 - LD1W and MOVA
- LDR loads 64 byte to ZA
- LD1W loads up to 256 byte into VR and MOVA copy them to ZA




Load to ZA tile


- Two strategies:
 - LDR
 - LD1W and MOVA
- LDR loads 64 byte to ZA
- LD1W loads up to 256 byte into VR and MOVA copy them to ZA








Store from ZA tile




LIBXSMM library


- Set of tensor processing primitives
- High-level user does not have to worry about hardware
- Tailor to specific microarchitecture (x86, ARM)
- Write machine code to memory and make it executable




- Compute: C += AB
- Single Precision (FP32)
- 8 FLOPS per Instruction (FMLA)
- 24 vector registers for accumulator C
- 8 vector registers for streaming A and B




- Compute: C += AB
- Single Precision (FP32)
- 8 FLOPS per Instruction (FMLA)
- 24 vector registers for accumulator C
- 8 vector registers for streaming A and B




- Compute: C += AB
- Single Precision (FP32)
- 8 FLOPS per Instruction (FMLA)
- 24 vector registers for accumulator C
- 8 vector registers for streaming A and B




- Compute: C += AB
- Single Precision (FP32)
- 8 FLOPS per Instruction (FMLA)
- 24 vector registers for accumulator C
- 8 vector registers for streaming A and B




- Compute: C += AB
- Single Precision (FP32)
- 8 FLOPS per Instruction (FMLA)
- 24 vector registers for accumulator C
- 8 vector registers for streaming A and B




- Compute: C += AB
- Single Precision (FP32)
- 512 FLOPS per instruction (FMOPA)
- ZA tile holds 32x32 values
- 4 vector registers for streaming A and B




- Compute: C += AB
- Single Precision (FP32)
- 512 FLOPS per instruction (FMOPA)
- ZA tile holds 32x32 values
- 4 vector registers for streaming A and B




- Compute: C += AB
- Single Precision (FP32)
- 512 FLOPS per instruction (FMOPA)
- ZA tile holds 32x32 values
- 4 vector registers for streaming A and B



- Compute: C += AB
- Single Precision (FP32)
- 512 FLOPS per instruction (FMOPA)
- ZA tile holds 32x32 values
- 4 vector registers for streaming A and B



- Compute: C += AB
- Single Precision (FP32)
- 512 FLOPS per instruction (FMOPA)
- ZA tile holds 32x32 values
- 4 vector registers for streaming A and B



Matrix Blocking

• Example: $C \in \mathbb{R}^{80x80}$


Presicion: FP32

• 3 kernel types:

• 32x32

• 64x16

• 16x64



Matrix Blocking

• Example: $C \in \mathbb{R}^{80x80}$


Presicion: FP32

• 3 kernel types:

• 32x32

• 64x16

• 16x64



Matrix Blocking

• Example: $C \in \mathbb{R}^{80x80}$


Presicion: FP32

• 3 kernel types:

• 32x32

• <u>64x16</u>

• 16x64



Matrix Blocking

• Example: $C \in \mathbb{R}^{80x80}$


Presicion: FP32

• 3 kernel types:

• 32x32

• 64x16

• 16x64



Matrix Blocking

• Example: $C \in \mathbb{R}^{80x80}$


Presicion: FP32

• 3 kernel types:

• 32x32

• 64x16

• 16x64



Matrix Blocking

• Example: $C \in \mathbb{R}^{80x80}$


Presicion: FP32

• 3 kernel types:

• 32x32

• 64x16

• 16x64




Matrix Blocking

• Example: $C \in \mathbb{R}^{80x80}$

Presicion: FP32


- 3 kernel types:
 - 32x32
 - <u>64x16</u>
 - 16x64
- Kernel count: 7



Performance evaluation


Computing: $C += AB^T$

- K = 512
- Average speedup: 78 GFLOPS




- Allocate memory on stack
- Transpose B
- Store transposed B into stack
- Run normal k-loop







- Allocate memory on stack
- Transpose B
- Store transposed B into stack
- Run normal k-loop









- Allocate memory on stack
- Transpose B
- Store transposed B into stack
- Run normal k-loop



- Allocate memory on stack
- Transpose B
- Store transposed B into stack
- Run normal k-loop



- Allocate memory on stack
- Transpose B
- Store transposed B into stack
- Run normal k-loop






Performance evaluation

Computing: C += AB

• K = 512

Average speedup: 97 GFLOPS



Summary

- M4 first architecture supporting Scalable Matrix Extension (SME)
- M4's SME acceleration is FP32-centric
- SME has a major advantage over vector execution
- Open source LIBXSMM is significantly faster than vendor BLAS

