

Very Low Power CMOS SRAM 1M X 16 bit

Pb-Free and Green package materials are compliant to RoHS

BS616LV1611

n FEATURES

 $V_{CC} = 5.0V$

 \ddot{Y} Wide V_{CC} operation voltage : 2.4V ~ 5.5V

Ÿ Very low power consumption :

 $V_{CC} = 3.0V$ Operation current: 46mA (Max.) at 55ns

2mA (Max.) at 1MHz

Standby current: 1.5uA (Typ.) at 25 °C Operation current: 115mA (Max.) at 55ns

10mA (Max.)at 1MHz

Standby current: 6.0uA (Typ.) at 25°C

Ÿ High speed access time:

-55 55ns(Max.) at $V_{CC}=3.0\sim5.5V$ -70 70ns(Max.) at $V_{CC}=2.7\sim5.5V$

- Ÿ Automatic power down when chip is deselected
- Ÿ Easy expansion with CE2, CE1 and OE options
- Ϋ I/O Configuration x8/x16 selectable by LB and UB pin.
- Ÿ Three state outputs and TTL compatible
- Ÿ Fully static operation, no clock, no refresh
- Ÿ Data retention supply voltage as low as 1.5V

n DESCRIPTION

The BS616LV1611 is a high performance, very low power CMOS Static Random Access Memory organized as 1,048,576 by 16 bits and operates form a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with typical CMOS standby current of 1.5uA at 3.0V/25°C and maximum access time of 55ns at 3.0V/85°C.

Easy memory expansion is provided by an active LOW chip enable $(\overline{CE1})$, active HIGH chip enable (CE2) and active LOW output enable (\overline{OE}) and three-state output drivers.


The BS616LV1611 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV1611 is available in 48-pin TSOP Type I package and 48-ball BGA package.

n POWER CONSUMPTION


			POWER DISSIPATION								
PRODUCT FAMILY	OPERATING TEMPERATURE	STANDBY (I _{CCSB1} , Max)		Operating (I _{cc} , Max)						PKG TYPE	
IAMILI	I LIMII LIXAI OILL	V _{CC} =5.0V	V _{CC} =3.0V		V _{CC} =5.0V			V _{CC} =3.0V			
		VCC=3.0V	V _{CC} =3.0V	1MHz	10MHz	f _{Max.}	1MHz	10MHz	f _{Max.}		
BS616LV1611FC	Commercial	50uA	8.0uA	9mA	48mA	113mA 1.5mA	1.5mA	19mA	45mA	BGA-48-0912	
BS616LV1611TC	+0°C to +70°C	Jour	o.ouA	SIIIA	40111A	TISHIA	1.5IIIA	ISIIIA	45111A	TSOP I-48	
BS616LV1611FI	Industrial	100uA	16uA	10mA	A 50mA 115mA 2r		5m A 2m A	2mA	20mA	46mA	BGA-48-0912
BS616LV1611TI	-40°C to +85°C	TOOUA	TOUA	TOTIL	JOHA	TISHIA	ZIIIA	ZUITA	401114	TSOP I-48	

n PIN CONFIGURATIONS



(A11

n BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to change products and specifications without notice.



n PIN DESCRIPTIONS

Name	Function
A0-A19 Address Input	These 20 address inputs select one of the 1,048,576 x 16 bit in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read form or write to the device. If either chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0-DQ15 Data Input/Output Ports	16 bi-directional ports are used to read data from or write data into the RAM.
V _{cc}	Power Supply
V _{ss}	Ground

n TRUTH TABLE

MODE	CE1	CE2	WE	OE	LB	UB	DQ0~DQ7	DQ8~DQ15	V _{CC} CURRENT
	Н	Х	Х	X	Х	Х	High Z	High Z	I _{CCSB} , I _{CCSB1}
Chip De-selected (Power Down)	Х	L	X	X	Х	X	High Z	High Z	I _{CCSB} , I _{CCSB1}
	Χ	X	X	X	Н	Н	High Z	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	L	Н	Н	Н	L	Х	High Z	High Z	Icc
Output Disabled	L	Н	Н	Н	Х	L	High Z	High Z	I _{CC}
					L	L	D _{out}	D _{OUT}	I _{cc}
Read	L	Н	Н	L	Н	L	High Z	D _{OUT}	I _{CC}
					L	Н	D _{out}	High Z	I _{CC}
					L	L	D _{IN}	D _{IN}	Icc
Write	L	Н	L	Х	Н	L	Х	D _{IN}	Icc
					L	Н	D _{IN}	Х	I _{cc}

NOTES: H means $V_{IH}\!;$ L means $V_{IL}\!;$ X means don't care (Must be V_{IH} or V_{IL} state)



n ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 ⁽²⁾ to 7.0	V
T _{BIAS}	Temperature Under Bias	-40 to +125	οС
T _{STG}	Storage Temperature	-60 to +150	οС
P_{T}	Power Dissipation	1.0	W
Іоит	DC Output Current	20	mA

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. -2.0V in case of AC pulse width less than 30 ns.

n OPERATING RANGE

RANG	AMBIENT TEMPERATURE	V _{cc}
Commercial	0°C to + 70°C	2.4V ~ 5.5V
Industrial	-40°C to + 85°C	2.4V ~ 5.5V

n CAPACITANCE $^{(1)}$ (T_A = 25°C, f = 1.0MHz)

SYMBOL	PAMAMETER	CONDITIONS	MAX.	UNITS
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{IO}	Input/Output Capacitance	$V_{I/O} = 0V$	8	pF

1. This parameter is guaranteed and not 100% tested.

n DC ELECTRICAL CHARACTERISTICS (T_A = -40°C to +85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{cc}	Power Supply			2.4		5.5	V
V _{IL}	Input Low Voltage			-0.5 ⁽²⁾		0.8	V
V _{IH}	Input High Voltage			2.2		V _{CC} +0.3 ⁽³⁾	V
I₁∟	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{CC},$ $\overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL}$				1	uA
I _{LO}	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC},$ $\overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL} \text{ or } \overline{OE} = V_{I}$	Н	1	ł	1	uA
V _{OL}	Output Low Voltage	$V_{CC} = Max$, $I_{OL} = 2.0mA$		-		0.4	٧
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1.0mA		2.4			٧
Icc ⁽⁵⁾	Operating Power Supply Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}} \text{ and CE2} = \text{V}_{\text{IH}},$ $\text{I}_{\text{DQ}} = \text{0mA}, \text{ f} = \text{F}_{\text{MAX}}^{(4)}$	V _{CC} =3.0V V _{CC} =5.0V			46 115	mA
I _{CC1}	Operating Power Supply Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}} \text{ and CE2} = \text{V}_{\text{IH}},$ $\text{I}_{\text{DQ}} = \text{0mA}, \text{ f} = \text{1MHz}$	V _{CC} =3.0V V _{CC} =5.0V			2 10	mA
I _{CCSB}	Standby Current – TTL	$\overline{\text{CE1}} = \text{V}_{\text{IH}}, \text{ or CE2} = \text{V}_{\text{IL}},$ $\text{I}_{\text{DQ}} = \text{0mA}$	V _{CC} =3.0V V _{CC} =5.0V			1.0 2.0	mA
I _{CCSB1} ⁽⁶⁾	Standby Current – CMOS	$\label{eq:center} \begin{split} \overline{\text{CE1}} & \! \ge \! V_{\text{CC}} \!\! - \! 0.2 \text{V or CE2} \! \le \! 0.2 \text{V}, \\ V_{\text{IN}} & \! \ge \! V_{\text{CC}} \!\! - \! 0.2 \text{V or } V_{\text{IN}} \! \le \! 0.2 \text{V} \end{split}$	V _{CC} =3.0V V _{CC} =5.0V		1.5 6.0	16 100	uA

- 1. Typical characteristics are at T_A =25 $^{\circ}$ C and not 100% tested.
- 2. Undershoot: -1.0V in case of pulse width less than 20 ns.
- 3. Overshoot: V_{CC} +1.0V in case of pulse width less than 20 ns.
- 4. F_{MAX}=1/t_{RC}
- 5. $I_{CC\ (MAX.)}$ is 45mA/113mA at V_{CC} =3.0V/5.0V and T_A =70 $^{\circ}$ C.
- 6. $I_{\text{CCSB1(MAX.)}}$ is 8.0uA/50uA at $V_{\text{CC}}{=}3.0\text{V/5.0V}$ and $T_{\text{A}}{=}70^{\text{O}}\text{C}$.




n DATA RETENTION CHARACTERISTICS (T_A = -40°C to +85°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	V _{CC} for Data Retention	$\overline{\text{CE1}} \geqq V_{\text{CC}}\text{-}0.2V \text{ or CE2} \leqq 0.2V, \\ V_{\text{IN}} \geqq V_{\text{CC}}\text{-}0.2V \text{ or } V_{\text{IN}} \leqq 0.2V$	1.5			V
ICCDR ⁽³⁾	Data Retention Current	$\overline{\text{CE1}} \geqq V_{\text{CC}}\text{-}0.2V \text{ or CE2} \leqq 0.2V, \\ V_{\text{IN}} \geqq V_{\text{CC}}\text{-}0.2V \text{ or } V_{\text{IN}} \leqq 0.2V$		0.8	8.0	uA
t _{CDR}	Chip Deselect to Data Retention Time	Chip Deselect to Data Retention Time				ns
t _R	Operation Recovery Time	See Retention Waveform	t _{RC} (2)			ns

- 1. V_{CC} =1.5V, T_A =25 $^{\circ}$ C and not 100% tested.
- 2. t_{RC} = Read Cycle Time.
- 3. $I_{CCDR(Max.)}$ is 6.0uA at $T_A=70^{\circ}C$.

n LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)




n LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



n AC TEST CONDITIONS (Test Load and Input/Output Reference)

Input Pulse Le	Vcc / 0V		
Input Rise and Fall Times 1V/ns			
Input and Outp Reference Lev		0.5Vcc	
Output Load	t _{CLZ} , t _{OLZ} , t _{CHZ} , t _{OHZ} , t _{WHZ}	C _L = 5pF+1TTL	
Output Load	Others	C _L = 30pF+1TTL	



^{1.} Including jig and scope capacitance.

n KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOW
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH INPEDANCE "OFF" STATE




n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}C$ to $+85^{\circ}C$)

READ CYCLE

JEDEC PARAMETER	PARANETER NAME	DESCRIPTION			E TIME =3.0~5.			E TIME =2.7~5		UNITS
NAME	IVAIVIE			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t _{AVAX}	t _{RC}	Read Cycle Time		55			70			ns
t _{AVQX}	t _{AA}	Address Access Time		-		55	-		70	ns
t _{ELQV1}	t _{ACS1}	Chip Select Access Time	(CE1)			55			70	ns
t _{ELQV2}	t _{ACS2}	Chip Select Access Time	(CE2)	1	1	55	-	1	70	ns
t _{BLQV}	t _{BA}	Data Byte Control Access Time	$(\overline{LB}, \overline{UB})$	-	-1	55	1	-1	70	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid		1	1	30	1	1	35	ns
t _{ELQX1}	t _{CLZ1}	Chip Select to Output Low Z	(CE1)	10	1	1	10	1		ns
t _{ELQX2}	t _{CLZ2}	Chip Select to Output Low Z	(CE2)	10	1	1	10	1		ns
t _{BLQX}	t _{BE}	Data Byte Control to Output Low Z	$(\overline{LB}, \overline{UB})$	10	1	1	10	1		ns
t _{GLQX}	t _{OLZ}	Output Enable to Output Low Z		5			5			ns
t _{EHQZ1}	t _{CHZ1}	Chip Select to Output High Z	(CE1)	1	1	30	1	1	35	ns
t _{EHQZ2}	t _{CHZ2}	Chip Select to Output High Z	(CE2)			30	ļ		35	ns
t _{BHQZ}	t _{BDO}	Data Byte Control to Output High Z	$(\overline{LB},\overline{UB})$	-1	1	30	-1	1	35	ns
t _{GHQZ}	t _{OHZ}	Output Enable to Output High Z				25			30	ns
t _{AVQX}	t _{OH}	Data Hold from Address Change		10			10			ns


n SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1 (1,2,4)






READ CYCLE 2 (1,3,4)



READ CYCLE 3 (1,4)



NOTES:

- 1. $\overline{\text{WE}}$ is high in read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE1}}$ = V_{IL} and CE2= V_{IH} .
- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- $4. \, \overline{OE} = V_{IL}.$
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF. The parameter is guaranteed but not 100% tested.




n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}C$ to $+85^{\circ}C$)

WRITE CYCLE


JEDEC PARAMETER	PARANETER NAME	DESCRIPTION		E TIME c=3.0~5.		CYCLE TIME : 70ns (V _{CC} =2.7~5.5V)			UNITS
NAME	IVAIVIE		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t _{AVAX}	twc	Write Cycle Time	55			70	-		ns
t _{AVWL}	t _{AS}	Address Set up Time	0			0	-		ns
t _{AVWH}	t _{AW}	Address Valid to End of Write	55		-	70	1	-1	ns
t _{ELWH}	t _{CW}	Chip Select to End of Write	55		ŀ	70	1	1	ns
t _{BLWH}	t _{BW}	Data Byte Control to End of Write (LB, UB)	25		1	30	1	1	ns
t _{WLWH}	t _{WP}	Write Pulse Width	30			35	-	-	ns
t _{WHAX1}	t _{WR1}	Write Recovery Time $(\overline{CE1}, \overline{WE})$	0		1	0	1	1	ns
t _{WHAX2}	t _{WR2}	Write Recovery Time (CE2)	0			0	-		ns
twLQZ	t _{WHZ}	Write to Output High Z	-1		25	-	1	30	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	25			30	1	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time	0		-	0	ŀ	1	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	1		25	1	1	30	ns
t _{WHQX}	tow	End of Write to Output Active	5		-	5	1		ns

n SWITCHING WAVEFORMS (WRITE CYCLE)





WRITE CYCLE 2 (1,6)




NOTES:

- 1. $\overline{\text{WE}}$ must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. t_{WR} is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. D_{OUT} is the same phase of write data of this write cycle.
- 8. D_{OUT} is the read data of next address.
- 9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured \pm 500mV from steady state with C_L = 5pF.
 - The parameter is guaranteed but not 100% tested.
- 11. t_{CW} is measured from the later of $\overline{CE1}$ going low or CE2 going high to the end of write.
- 12. The change of Read/Write cycle must accompany with CE or address toggled.




n ORDERING INFORMATION



Note:

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.


n PACKAGE DIMENSIONS



48 mini-BGA (9mm x 12mm)



n PACKAGE DIMENSIONS



SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A			1.20			0.047
A1	0.05		0.15	300.0		0.006
AZ	0.95	1.00	1.05	0.037	0.039	0.041
Ъ	0.17	0.20	0.23	0.007	0.008	0.009
с	0.10	0.125	0.18	0.004	0.005	0.006
D	18.30	18.40	18.50	0.720	0.724	0.728
E	11.90	12.00	12.10	0.468	0.472	0.476
Hd	19.80	20.00	20.20	0.780	0.787	0.795
е		0.50			0.020	
L	0.40	0.50	0.60	0.016	0.020	0.024
L1		0.80			0.091	
Y	0.00		0.10	0.000		0.064
θ	1*	3"	5*	1*	3.	5°

 $\triangle Y$

TSOP I-48 Pin (12mm x 20mm)



n Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	Remark
2.2	Add Icc1 characteristic parameter Improve Iccsb1 spec. I-grade from 220uA to 100uA at 5.0V 20uA to 16uA at 3.0V C-grade from 110uA to 50uA at 5.0V 10uA to 8.0uA at 3.0V	Jan. 13, 2006	
2.3	Change I-grade operation temperature range - from –25°C to –40°C	May. 25, 2006	