

# Plak1a Development Board

## User Guide

2009

Pedro Sampaio

### INTRODUCTION

Plak1a is a starter kit which uses MCU LPC2294 from NXP. This powerful MCU supports various serial interfaces such as UART, SPI, I2C, etc. In addition on this board also accelerometer, JTAG through a USB connector, Ethernet, touchscreen TFT display and SDCARD connector. All this along with the ARM7TDMI-S™ architecture allow you to build a diversity of powerful applications to be used in a wide range of situations.



### BOARD FEATURES

MCU: LPC2294

LCD 3.2" 320x240 18-bit color TFT with backlight and touchscreen

3-axis digital accelerometer with 11-bit accuracy

4 MB SRAM

4 MB NOR FLASH

100Mbit Ethernet

RS232 through a USB connector

SD/MMC card connector  
JTAG support throw a USB connector  
2 buttons  
1 joystick (five positions)  
1 expansion port  
Audio in/out  
Bluetooth  
4x4 Keypad  
Dimensions: 146x102mm

## ELECTROSTATIC WARNING

The Plak1a board must not be subject to high electrostatic potentials.

General practice for working with static sensitive devices should be applied when working with this board.

## BOARD USE REQUIREMENTS

**Cables:** You will need different cables depending on the used programming or debugging tool. You will need USB A-B cable for connect the debugger and can use OpenOCD to do the debug.

## PROCESSOR FEATURES

Plak1a board use MCU LPC2294 from NXP with these features:

ARM7TDMI-S processor, running at up to 60 MHz. 256 KBytes on-chip flash program memory with In-System Programming (ISP) and In-Application Programming (IAP) capabilities.

Flash program memory is on the ARM local bus for high performance CPU access.

16 KBytes on-chip SRAM.

Includes EMC provides support for asynchronous static memory devices such as RAM, ROM and flash.

Advanced Vectored Interrupt Controller (VIC), supporting up to 32 vectored interrupts.

### Serial Interfaces

2 UARTs with fractional baud rate generation, one with modem control I/O, one with IrDA support, all with FIFO.

CAN controller with two channels.

SPI controller.

SSP controller, with FIFO and multi-protocol capabilities. One is an alternate for the SPI port.

I2C-bus interface (one with open-drain and two with standard port pins).

### Other peripherals

160 General purpose I/O pins with configurable pull-up/down resistors.

10-bit ADC with input multiplexing among 8 pins.

10-bit DAC.

Four general purpose timers/counters with 8 capture inputs and 10 compare outputs. Each timer block has an external count input.

PWM/timer blocks with support for three-phase motor control. Each PWM has an external count inputs.

Real-Time Clock (RTC)

WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator, the RTC oscillator, or the APB clock.

Up to 12 edge or level sensitive external interrupt pins available.

Two power saving modes, Idle mode and Power-down mode.

Peripheral clock scaling and individual enable/disable of peripheral functions for additional power optimization.

Processor wake-up from Power-down mode via external interrupt or CAN controllers.

Dual power supply

CPU operating voltage range of 1.65 V to 1.95 V ( $1.8 \text{ V} \pm 8.3 \%$ ).

I/O power supply range of 3.0 V to 3.6 V ( $3.3 \text{ V} \pm 10 \%$ ) with 5 V tolerant I/O pads.

Four external interrupt inputs configurable as edge/level sensitive. All pins on port 0 and port 2 can be used as edge sensitive interrupt sources.

Processor wake-up from Power-down mode via any interrupt able to operate during Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet wake-up interrupt, CAN bus activity, port 0/2 pin interrupt).

Two independent power needed features.

Each peripheral has its own clock divider for further power saving.

These dividers help reduce active power by 20 % to 30 %.

On-chip power-on reset.

60 MHz maximum CPU clock available from programmable on-chip PLL with a possible input frequency of 10 MHz to 25 MHz and a settling time of 100 ms.

On-chip integrated oscillator operates with an external crystal in the range from 1 MHz to 25 MHz and with an external oscillator up to 50 MHz.


Boundary scan for simplified board testing.

Versatile pin function selections allow more possibilities for using on-chip peripheral functions.

Standard ARM test/debug interface for compatibility with existing tools.

Emulation trace module supports real-time trace.



## BLOCK DIAGRAM





## MEMORY MAP



	Address Range	Size
Internal Flash	0x00000000 – 0x0003FFFF	256 KBytes
Internal SRAM	0x40000000 – 0x40002FFF	16 Kbytes
External FLASH	0x80000000 – 0x803FFFFFFF	4 MBytes
External SRAM	0x81000000 – 0x813FFFFFFF	4 Mbytes
Lan Controller	0x82000000 – 0x820000FF	
GLCD	0x83000000 – 0x8303FFFF	

SCHEMATIC

























Title *			plk1a195.PryPcb	
Size: A3	Number: *	Revision: *	Drawn by: Pedro Sampaio	
Date: *	Type: *	Sheet: * of *	(C) Pedro Sampaio	
File: Z:\jornal\Arquivos\proj\195\proj\plk1a195.PryPcb.dwg				




Title *			pluklaF93.PrgPcb	
Size: A3	Number: *	Revision: *	Drawn by: Pedro Sampaio	
Date: *	Time: *	Sheet * of *	(C) Pedro Sampaio	




## BOARD LAYOUT

### Front



### Back



## POWER SUPPLY CIRCUIT

Plak1a is powered by +9 to 12VDC/6VAC applied at the power jack.

Plak1a could also be powered by USB.

The consumption of Plak1a varies depending on the supplied power but at +10VDC it is about 250mA.

## RESET CIRCUIT

Plak1a reset circuit is made MCP130D from Microchip.

## CLOCK CIRCUIT

Quartz crystal 14, 7456 MHz is connected to LPC2294 pin XTAL1 and pin XTAL2.

## JUMPER DESCRIPTION

Jumper P5 connected to BOOT0 and P6 connected to the BOOT1 do the LPC2294 allow to choose the boot configuration

BOOT1	BOOT0	Function
1-2	1-2	
1-2	2-3	
2-3	1-2	Selects 16 bit memory on CS0
2-3	2-3	Selects 8 bit memory on CS0

## INPUT/OUTPUT

Power-on LED (red) – this LED shows that +3.3V is applied to the board.  
User button with name S1 connected to LPC2294 pin P1[24]/TRACECLK.  
User button with name S2 connected to LPC2294 pin P1[25]/EXTIN0.  
User led with name D1 connected to LPC2294 pin P1[24]/TRACECLK.  
User led with name D2 connected to LPC2294 pin P1[24]/TRACECLK.  
User led with name D3 connected to LPC2294 pin P1[24]/TRACECLK.  
User led with name D4 connected to LPC2294 pin P1[24]/TRACECLK.  
TFT touchscreen display – 3.2", 320x200, 18-bit color.

## AUDIO IN

Connector J5

Pin 1 GND

Pin 2 MIC - Input Microphone Input. This pin is input to the MAX4255 amp-op.

Pin 3 NC

## AUDIO OUT

Connector J4

Pin 1- GND

Pin 2 - LEFT - Output channel B. This pin is output for the LM4880 amplifier.

Pin 3 - RIGHT - Output channel A. This pin is output for the LM4880 amplifier.

## EXPANSION

Connector P8

Pin 1 - TXD0

Pin 2 RXD0

Pin 3 EINT0

Pin 4 SCLK1

Pin 5 MISO1

Pin 6 MOSI1

Pin 7 SSEL1

Pin 8 SDA

Pin 9 SCL

Pin 10 CAP13

Pin 11 3V3

Pin 12 GND

## LAN

Using the High Performance Single-Chip 10/100 Non-PCI Ethernet Controller LAN9118 and the connector J2.

LED Usage

Yellow – Activity

Green – 100MBits/s (Half/Full duplex)

TPO- Output Differential signal. This signal is output from the LAN9118.

TPO+ Output Differential signal. This signal is output from the LAN9118.

TPI- Input Differential signal. This signal is input for the LAN9118.

TPI+ Input Differential signal. This signal is input for the LAN9118.

## SDCARD

SDCARD interface is implemented with SPI0

Connector P11

Pin 1 CS SSEL0



Pin 2 MOSI MOSIO  
Pin 3 GND  
Pin 4 VDD  
Pin 5 CLK SCK0  
Pin 6 GND  
Pin 7 MISO MIS00  
Pin 8 VDD  
Pin 9 VDD

## **KEYPAD**

Keypad 4x4  
In connector P10