{"payload":{"header_redesign_enabled":false,"results":[{"id":"456771003","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"pmkenned/rv_rtl","hl_trunc_description":"Basic RISC-V implementation in verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":456771003,"name":"rv_rtl","owner_id":1332482,"owner_login":"pmkenned","updated_at":"2022-02-11T07:02:59.092Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":84,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apmkenned%252Frv_rtl%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/pmkenned/rv_rtl/star":{"post":"N_bE0NnDoFx3ZX3CHe7rR6q4pHGbMiHHUE1FHO74bwfpbMS_IYXXiG60OUIrCA0tK2qua5AyTd_5fBRLhLT0ZQ"},"/pmkenned/rv_rtl/unstar":{"post":"8HFhYutcPsC_heCbDx9fPR6MqJ9Y2BCcqeG93EBbNnbpOS-IAa_JXsOQa9d1Ks0GpaX1iTkkSOvEgX_nJRH5oQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"e0mPdPELs0dxyJyLWl7gXm_ceahdyUHUgVkmKKDXp7ckkjNJ9k3BKjwW8NmNxhfMT_6qAhh-zTUkUGzLpVmnCg"}}},"title":"Repository search results"}