

EPRI J1 Circuit Layout

