# CHAROTAR UNIVERSITY OF SCIENCE & TECHNOLOGY

### Third Semester of B. Tech. (CE/IT) Examination

#### November 2013

### CE204 Digital Electronics

Time:1.30p.m. To 4.30p.m.

Date: 26.11.2013, Tuesday

Maximum Marks: 70


Instructions: 1. The question paper comprises of two sections. Section I and II must be attempted in separate answer sheets. Make suitable assumptions and draw neat figures wherever required. SECTION-I 0-1 Attempt the following. 01 Convert (0.513)10 =( 1 Represent decimal number 8620 (a) in BCD(b) in Excess-3 code. 01 2 01 Find 10's Complement of (935)11 3 Using 2's complement perform (1010100) 2-(1000100) 2 02 4 02 Convert hexadecimal 2AC5D to decimal and octal. 5 Design Full Adder with two half adder and an OR gate. 04 Q-2(a) 04 Write a short note on Johnson counter with timing sequence. (b) Find the complement of the following Boolean function and reduce them to 06 (c) minimum number of literals. (i) F=(BC'+A'D)(AB'+CD') (ii) F=[(AB)'A][(AB)'B]Design a combinational circuit with four input lines that represent decimal 06 Q-2 (a) digit in BCD and four output lines that generate the 9's complement of input Design a combinational circuit to check for odd parity of 3 bits. 04 (b) Explain the operation of RS flipflop along with its symbol, characteristic 04 (c) table and characteristic equation. 06 Determine the prime implicants of the function Q-3(a)  $F(w, x, v, z) = \sum m(1,4,6,7,8,9,10,11,15).$ Draw and Explain 4-bit binary ripple counter with JK flipflop. 04 (b) 04 (i) Implement the Boolean function: (c) F=AB'CD'+A'BCD'+AB'CD+A'BC'D with EX-OR & AND gate. (ii) Show that  $A \odot B \odot C \odot D = \sum m(0,3,5,6,9,10,12,15)$ 04 Explain serial transfer operation from register A to register B. Q-3 (a) 04 Implement full adder with a decoder and two OR gate. (b)

(c)	Built	the following	function	in SOP	and	POS	form	using	kmap.
	F	(A,B,C,D) = 2	$\sum m(0,1,2,$	,5,8,9,1	0)				

06

## SECTION II


	The state of the s	
Q-4	Do as directed.	
1	Design 4x16 decoder with two 3x8 decoder.	02
2 3	What is the difference between synchronous and ripple counter.	02
	Draw the logic diagram of 2 to 4 line decoder with enable(E) input	01
4	Show that the dual of the Exclusive-OR is equal to its complement.	02
Q-5 (a)	Design a counter with the sequence 0,1,2,4,5,6 and repeat. Use J-K flip-flop.	05
(b)	Implement given function with multiplexer: $F(A,B,C,D)=\Sigma m(0,1,3,4,8,9,15)$ .	04
(c)	Write a short note on magnitude comparator with necessary diagrams.	05
	OR	
Q-5 (a)	A combinational circuit is defined by the functions:	05
	$F_1(A,B,C) = \Sigma(0,1,2,4)$	
	$F_2(A,B,C) = \Sigma(0,5,6,7)$	
	Implement the boolean equation with PLA.	
(b)	Design a clocked sequential circuit whose state diagram is given below. The	07




type of flipflop to be used is JK.

(c) Define: Propagation delay, Power dissipation. 02

Q-6 (a) Design Mod-6 counter using T- flip flop. 06



(c) Draw state table for the following state diagram and reduce it to possible 04 number of states and redraw the state diagram.



OR

Q-6(a) Reduce the following function using kmap and implement it with NAND 05 gates.

 $F(a,b,c,d) = \sum m(0,1,2,3,5,7,8,9,10,12,13)$ 

- (b) Implement EX-NOR gate using NAND and NOR gate. 05
- (c) i) The content of 4 bit shift register is initially 1101. The register is shifted 4 times to right; with the serial input 101101. What is the content of the register after each shift?
  - ii) What is the difference between serial and parallel transfer?