**NAME: Parth Niteshkumar Patel**

**ID: 19DCS098**

**Subject: Digital Electronics**

**Code: CE252**


**Practical No. 1**

**Aim:**

Study of logic gates (AND, OR, NOT, NAND, NOR, Ex­OR).

**Apparatus:**

connecting wires, power supply, bread board, ICs as follow



**Theory:**

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output. OR, AND &amp; NOT are basic gates. NAND, NOR, XOR are known as universal gates. Basic gates can be obtained from all this gate.


**AND Gate:**

The AND gate performs a logical multiplication commonly known as AND

function. The output is high only when both the input are either one high or one low.

When both the input are high the output is low level.

**SYMBOL:**



**Observation Table:**

|  |  |  |
| --- | --- | --- |
| INPUT | INPUT | OUTPUT |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


**OR Gate:**

The OR gate performs a logical addition commonly known as OR function.

The output is high when any one of the inputs is high and the output is low level

when both the inputs are low.

**Symbol:**



**Observation Table:**


|  |  |  |
| --- | --- | --- |
| INPUT | INPUT | OUTPUT |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

**NOT Gate:**

The NOT gate is called an inverter. The output is high when the input is low. The output

is low when the input is high.

**Symbol:**



**Observation Table:**


|  |  |
| --- | --- |
| INPUT | OUTPUT |
| 0 | 1 |
| 1 | 0 |

**NAND Gate:**

The NAND gate is a contraction of AND­NOT. The output is high when both inputs

are low and any one of the input is low. The output is low level when the input are high.

**Symbol:**



**Observation Table:**


|  |  |  |
| --- | --- | --- |
| INPUT | INPUT | OUTPUT |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

**NOR Gate**

The NOR gate is contraction of OR­NOT. The output is high when both inputs

are low. The output is low when one or both inputs are high.

**Symbol:**



**Observation Table:**


|  |  |  |
| --- | --- | --- |
| INPUT | INPUT | OUTPUT |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

**X­OR Gate:**

The output is high when any one of the input is high. The output is also low when

both the inputs are low and both inputs are high.

**Symbol:**



**OBSERVATION:**

|  |  |  |
| --- | --- | --- |
| INPUT | INPUT | OUTPUT |
|  |  |  |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

**CONCLUSION:**

By studying the above practical , we learned characteristics of many LOGIC gates of DIGITAL ELECTRONICS.

**Practical-2**

**Aim:**

To verify the truth table of Ex­OR &amp; Ex­NOR gates by

AOI logic.


**Apparatus:**


connection wires, power supply, power project board, LED, ICs


**Theory:**


The Ex­OR gate is a two input, one output logic circuit whose output assumes a logic 1 state when one and only one of its two inputs assumes a logic 1 state. Under the conditions when both the inputs assumes the logic 0 state, or when both the inputs assume the logic 1state, the output assumes a logic 0 state. Since an Ex­OR gate produces an output 1 only when the inputs are not equal, it is called an anti­coincidence gate or inequality detector.

2 **Input XOR gate using AOI logic:**









**Observation Table:**

|  |  |  |
| --- | --- | --- |
| INPUT | INPUT | OUTPUT |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

The Ex­NOR gate is a two input, one output logic circuit whose output assumes a logic


0 state or when both the inputs assumes a logic 1 state. The output assumes a logic 0


state, when one of the inputs assumes a 0 state and the other a 1 state. It is also


known as a coincidence gate or equality detector.




**2 Input Ex­NOR gate using AOI logic:**









**Observation Table:**

|  |  |  |
| --- | --- | --- |
| INPUT | INPUT | OUTPUT |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

**Procedure:**

1) Connect the circuit according to circuit diagram.

2) Apply different input combination at the input pin of ICs.

3) Verify the truth table of Ex­OR and Ex­NOR gate for different input combinations.

**CONCLUSION:**By performing the above practical, we verified the working of ex-OR and ex-NOR

**Practical No. 3**


**Aim: To verify operation of NAND & NOR gate as universal gates.**

**Apparatus:** connection wires, power supply, power project board, LED, ICs


**Theory:**

The AND, OR and NOT gates are the basic building blocks of digital system. These gates are known as basic gates. Any digital circuit of any complexity can be built using only these three gates. A universal gate is a gate which alone can be used to build any logic circuit. As the basic gates can be realized using only NAND gates or using only NAND gates or using only NOR gates. So NAND gate and NOR gate are also known as Universal gates. The following design diagrams are shown the realization of AND, OR and NOT function using either only NAND gates or only NOR gates.


**NAND gate as NOT gate:**




**Circuit Design:**




**NAND gate as AND gate:**



**Circuit Design:**




**NAND gate as OR gate**




**Circuit Design:**




**NOR gate as NOT gate:**




**Circuit Design:**




**NOR gate as OR gate:**




**Circuit Design:**




**NOR gate as AND gate:**



**Circuit Design:**



**Procedure:**



1. Mount ICs 7400, 7402 on the power project board.
2. Connect pin number 7 and 14 of all ICs to ground and +5V supply respectively.
3. Make the connection as shown in the logic diagram.
4. Verify the truth table of all the data.

**Conclusion:**

By performing the above practical, we came to know about how just by using NAND gate or NOR gate we can design the entire circuit.

Thus, NAND and NOR are universal gates**.**

**Practical No. 4**

**Aim: To verify 4­variable K­map.**

**Apparatus**: Connection wires, power supply, power project board.

**Theory:**

A map method provides a simple straight procedure for minimizing boolean functions. This method may be regulated either as a pictorial form of a truth or as an extension of the venn­diagram.

The map method, first propose by veitch and slightly modified by Karnaugh. So it also known as the “Veitch diagram” or the “Karnaugh map”.

The map is a diagram made up of squares. Each square represents one min­term. Since any Boolean function can be expressed as a sum of min terms, it follows that a Boolean function is recognized graphically in the map from the area enclosed by those squares whose min­terms are included in the function.

**Procedure:**

1. Solve the problem given by lab instructor with help of basic logic Gates.
2. Find out the proper input and output.
3. Use pin diagram and make proper connection as per requirement.
4. Measure the various output in LED on/off condition with different input condition. Note down the observation table.
5. Compare truth table with observation table and write conclusion.

**Example:**

Minterm: ∑m (0,1,2,4,5,6,8,9,12,13,14)

K-MAP:

**YZ 00 01 11 10**

|  |  |  |  |
| --- | --- | --- | --- |
| **1** | **1** | **0** | **1** |
| **1** | **1** | **0** | **1** |
| **1** | **1** | **0** | **1** |
| **1** | **1** | **0** | **0** |

**WX 00**

**01**

**11**


**10**

Reduced Equation:


**F=Y’+W’Z’+XZ’**

TRUTH TABLE:


**ORIGINAL EQUATION:**



**REDUCED FORM OF EQUATION:**



**Circuit Design:**



**FOR X=0,Y=0,Z=0,W=0**

**CONCLUSION:**

By performing the above practical, we came to know about the importance of K-Map as it can save lot of hardware and also makes the circuit more faster and effiecient

**PRACTICAL 5**

**AIM:** To study and verify the design of half adder and half subtractor combinational circuit.


**APPARATUS:**

Logic gates, slide switches, resistors, L.E.D (red and green), wires, bread board, power supply.

**THEORY:**

**(I) HALF ADDER**

Half adder is a combinational arithmetic circuit that adds two numbers and produces a sum bit (S) and carry bit (C) as the output. If A and B are the input bits, then sum bit (S) is the X-OR of A and B and the carry bit (C) will be the AND of A and B. From this it is clear that a half adder circuit can be easily constructed using one X-OR gate and one AND gate. Half adder is the simplest of all adder circuit, but it has a major disadvantage.  The half adder can add only two input bits (A and B) and has nothing to do with the carry if there is any in the input. So if the input to a half adder have a carry, then it will be neglected it and adds only the A and B bits. That means the binary addition process is not complete and that’s why it is called a half adder. The truth table, schematic representation and XOR//AND realization of a half adder are shown in the figure below.



**K-MAP FOR SUM:** SUM = A’B+AB’, CARRY = A.B

SUM



|  |  |  |  |
| --- | --- | --- | --- |
|  | **B** |  |  |
| **A** |  | **0** | **1** |
|  | **0** |  | 1 |
|  | **1** | 1 |  |

CARRY

|  |  |  |  |
| --- | --- | --- | --- |
|  | **B** |  |  |
| **A** |  | **0** | **1** |
|  | **0** |  | 1 |
|  | **1** | 1 |  |

**(II) HALF SUBTRACTOR**

So a Half-Subtractor logical circuit can be made by combining two gates Ex-OR and NAND gate.



This is the construction of Half-Subtractor circuit, as we can see two gates are combined and the same input A and B are provided in both gates and we get the Diff output across EX-OR gate and the Borrow bit across NAND gate.

**DIFF = A XOR B** **BORROW = A’ AND B (A’.B)**

**K-MAP FOR DIFFERENCE:**

DIFFERENCE


|  |  |  |  |
| --- | --- | --- | --- |
|  | **B** |  |  |
| **A** |  | **0** | **1** |
|  | **0** |  | 1 |
|  | **1** | 1 |  |

BORROW


|  |  |  |  |
| --- | --- | --- | --- |
|  | **B** |  |  |
| **A** |  | **0** | **1** |
|  | **0** |  | 1 |
|  | **1** |  |  |

**CIRCUIT DIAGRAMS:**

**(I) HALF ADDER**



**(II) HALF SUBTRACTOR**



**CONCLUSION:**

 Binary Addition- Half Adder. Summarize the circuit requirements to add 2 binary digits. Circuit simulates the addition of two digits in the binary system. The XOR gate makes the binary sum of the two inputs mean while the AND gate makes the carry of the outputs.

A half subtractor is a logical circuit that performs a subtraction operation on two binary digits. The half subtractor produces a sum and a borrow bit for the next stage.

**Practical No. 6**


**Aim: To implement full adder combinational circuit.**

**Apparatus:** Logic Gate ICs, Connecting wires, Bread Board, Power supply, LED, DMM.


**Theory:**

Full adder is developed to overcome the drawback of Half Adder circuit. It can add two one­bit numbers A and B, and carry c. The full adder is a three input and two output combinational circuit.


**BLOCK DIAGRAM:**



**TRUTH TABLE:**



**Combinational Logic:**


****

**Procedure:**

1. Do the connection as per Combinational logic diagram for various input data.
2. Apply proper input condition and observe the output information of using DMM.
3. Compare theoretical data with observation and write conclusion.

**Observation Table:**

**Tinker Cad Simulation:**



**Observation Table:**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Inputs** | | | **Outputs** | |
| **A** | **B** | **C** | **Sum (s)** | **Carry (c)** |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

**CONCLUSION:**

A full adder circuit is central to most digital circuits that perform addition or subtraction. It is so called because it adds together two binary digits, plus a carry-in digit to produce a sum and carry-out digit.

**Practical No. 7**


**Aim: To perform BCD to Excess­3 conversion.**

**Apparatus:** Logic Gate ICs, Connecting wires, Bread Board, Power supply, LED, DMM.


**Theory:**

We will complete this experiment to code converters by designing an Excess­3 Binary Coded Decimal (BCD) circuit. The term BCD refers to representing the ten decimal digits in binary forms; which simply means to count in binary; see Table below. The Excess­3 system simply adds 3 to each number to make the codes look different. We will not venture to discuss the importance of the Excess­3 BCD system because the discussion would serve too great a distraction from our present purpose and the cost would outweigh the benefit. Suffice it to say that the Excess­3 BCD system has some properties that made it useful in early computers.

The Excess­3 BCD system is formed by adding 0011 to each BCD value as in Table. For example, the decimal number 7, which is coded as 0111 in BCD, is coded as 0111+0011=1010 in Excess­3 BCD.



**Tinker Cad Simulation:**

****

**CONCLUSION:**


Excess-3 binary code is a unweighted self-complementary BCD code. Self-Complementary property means that the 1’s complement of an excess-3 number is the excess-3 code of the 9’s complement of the corresponding decimal number. This property is useful since a decimal number can be nines’ complemented (for subtraction) as easily as a binary number can be ones’ complemented; just by inverting all bits.


**Practical No. 8**

**Aim:** To implement 4­bit magnitude comparator.


**Apparatus:** 4 bit magnitude comparator IC (74LS85), Connecting wires, Bread Board, Power supply, LED, DMM.

**Theory:**






**Logic Diagram:**




**Procedure:**

1. Do the connection as per below pin diagram for various input data or 4 bit number.
2. Apply proper input condition and observe the output information of led on/off.
3. Compare theoretical data with observation and write conclusion.

**Pin Diagram:**






**BCD to Excess­3 Code conversion logic diagram**

**Procedure:**


1. Do the connection as per Combinational logic diagram for various input data.
2. Apply proper input condition and observe the output information of using DMM.

Compare theoretical data with observation and write conclusion



**CIRCUIT DIAGRAMS:**

**2- Bit Magnitude comparator**

****

**CONCLUSION:**

 Comparators compares an input signal with a reference voltage and has as a result a logic stage, which indicates whether the signal is lower or higher.

**Practical No. 9**

**Aim:** To implement 8:1 multiplexer.

**Apparatus:** Multiplexer IC (74LS151), Connecting wires, Bread Board, Power supply, LED, DMM.


**Theory:**

In electronics, a multiplexer or mux is a device that selects one of several analog or digital input signals and forwards the selected input into a single line. A multiplexer of 2n inputs has n select lines, which are used to select which input line to send to the output.


An electronic multiplexer can be considered as a multiple-input, single-output switch i.e. digitally controlled multi-position switch. The digital code applied at the select inputs determines which data inputs will be switched to output.


A common example of multiplexing or sharing occurs when several peripheral devices share a single transmission line or bus to communicate with computer. Each device in succession is allocated a brief time to send and receive data. At any given time, one and only one device is using the line. This is an example of time multiplexing since each device is given a specific time interval to use the line.

In frequency multiplexing, several devices share a common line by transmitting at different frequencies.



Truth Table of 8:1 MUX






Logic Diagram of 8:1 MUX


**Procedure:**

1. Solve the problem given by lab instructor with help of 8x1 Multiplexer using implementation table method.
2. Find out the proper input and output as well as define the select line variable.
3. Use pin diagram and make proper connection as per requirement.
4. Measure the various output in LED on/off condition with different input condition. Note down the observation table.
5. Compare truth table with observation table and write conclusion.

**TinkerCAD Simulation BCD to seven segment:**

****

**Observation Table:**

****

**Conclusion:**

We came to know that A multiplexer performs the function of selecting the input on any one of 'n' input lines and feeding this input to one output line. Multiplexers are used as one method of reducing the number of integrated circuit packages required by a particular circuit design.

Decoder is a combinational circuit that has 'n' input lines and maximum of 2n output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code.

**Practical No. 10**

**Aim:** To demonstrate the operation of RS, JK &D flip­flops.

**Apparatus:** Sigma Flip Flop trainer model­DFF11, Connecting wires

**Theory:**


Flip flops are actually an application of logic gates. With the help of Boolean logic you can create memory with them. Flip flops can also be considered as the most basic idea of a Random Access Memory [RAM]. When a certain input value is given to them, they will be remembered and executed, if the logic gates are designed correctly. A higher application of flip flops is helpful in designing better electronic circuits.

The most commonly used application of flip flops is in the implementation of a feedback circuit. As a memory relies on the feedback concept, flip flops can be used to design it.

There are mainly four types of flip flops that are used in electronic circuits. They are

* 1. The basic Flip Flop or S­R Flip Flop
  2. Delay Flip Flop [D Flip Flop]
  3. J­K Flip Flop
  4. T Flip Flop


1. S­R Flip Flop



The SET­RESET flip flop is designed with the help of two NOR gates and also two NAND gates. These flip flops are also called S­R Latch.

● Clocked S­R Flip Flop

It is also called a Gated S­R flip flop. The problems with S­R flip flops using NOR and NAND gate is the invalid state. This problem can be overcome by using a bistable SR flip­flop that can change outputs when certain invalid states are met, regardless of the condition of either the Set or the Reset inputs. For this, a clocked S­R flip flop is designed by adding two AND gates to a basic NOR Gate flip flop. The circuit diagram and truth table is shown below.




Clocked S­R Flip Flop

A clock pulse [CP] is given to the inputs of the AND Gate. When the value of the clock pulse is ’0′, the outputs of both the AND Gates remain ’0′. As soon as a pulse is given the value of CP turns ’1′. This makes the values at S and R to pass through the NOR Gate flip flop. But when the values of both S and R values turn ’1′, the HIGH value of CP causes both of them to turn to ’0′ for a short moment. As soon as the pulse is removed, the flip flop state becomes intermediate. Thus either of the two states may be caused, and it depends on whether the set or reset input of the flip­flop remains a ’1′ longer than the transition to ’0′ at the end of the pulse. Thus the invalid states can be eliminated.

2. D Flip Flop

The circuit diagram and truth table is given below.



D Flip Flop

D flip flop is actually a slight modification of the above explained clocked SR flip­flop. From the figure you can see that the D input is connected to the S input and the complement of the D input is connected to the R input. The D input is passed on to the flip flop when the value of CP is ’1′. When CP is HIGH, the flip flop moves to the SET state. If it is ’0′, the flip flop switches to the CLEAR state. To know more about the triggering of flip flop click on the link below.

3. J­K Flip Flop

The circuit diagram and truth­table of a J­K flip flop is shown below.



J­K Flip Flop

A J­K flip flop can also be defined as a modification of the S­R flip flop. The only difference is that the intermediate state is more refined and precise than that of a S­R flip flop. The behavior of inputs J and K is same as the S and R inputs of the S­R flip flop. The letter J stands for SET and the letter K stands for CLEAR. When both the inputs J and K have a HIGH state, the flip­flop switch to the complement state. So, for a value of Q = 1, it switches to Q=0 and for a value of Q = 0, it switches to Q=1.


The circuit includes two 3­input AND gates. The output Q of the flip flop is returned back as a feedback to the input of the AND along with other inputs like K and clock pulse [CP]. So, if the value of CP is ’1′, the flip flop gets a CLEAR signal and with the condition that the value of Q was earlier 1. Similarly output Q’ of the flip flop is given as a feedback to the input of the AND along with other inputs like J and clock pulse [CP]. So the output becomes SET when the value of CP is 1 only if the value of Q’ was earlier 1.

The output may be repeated in transitions once they have been complimented for

duration lesser than the propagation delay through the flip­flop. The restriction on the pulse width can be eliminated with a master­slave or edge­triggered construction.


4. T Flip Flop


This is a much simpler version of the J­K flip flop. Both the J and K inputs are connected together and thus are also called a single input J­K flip flop. When clock pulse is given to the flip flop, the output begins to toggle. Here also the restriction on the pulse width can be eliminated with a master­slave or edge­triggered construction. Take a look at the circuit and truth table below.





**Procedure:**

1. Do the connection as per below kit connection diagram for various flip flops.
2. Apply proper input condition and observe the output information of led on/off.
3. Compare truth table with observation table and write conclusion.









****

**CIRCUIT DIAGRAMS:**

**(1) Clocked S R latch:**

****

**(2) D & JK Flip-Flop:**

****

**CONCLUSION:**

We came to know that flip-flops and latches are fundamental building blocks of digital electronics systems used in computers, communications, and many other types of systems.

**Practical No. 11**

**Aim:** To study shift register.

**Apparatus:** Sigma shift registers trainer ­ DSR08, Connecting wires

**Theory:**

A universal shift register is an integrated logic circuit that can transfer data in three different modes. Like a parallel register it can load and transmit data in parallel. Like shift registers it can load and transmit data in serial fashions, through left shifts or right shifts. In addition, the universal shift register can combine the capabilities of both parallel and shift registers to accomplish tasks that neither basic type of register can perform on its own. For instance, on a particular job a universal register can load data in series (e.g. through a sequence of left shifts) and then transmit/output data in parallel.

Universal shift registers, as all other types of registers, are used in computers as memory elements. Although other types of memory devices are used for the efficient storage of very large volume of data, from a digital system perspective when we say computer memory we mean registers. In fact, all the operations in a digital system are performed on registers. Examples of such operations include multiplication, division, and data transfer.

In order for the universal shift register to operate in a specific mode, it must first select the mode. To accomplish mode selection the universal register uses a set of two selector switches, S1 and S0. As shown in Table 1, each permutation of the switches corresponds to a loading/input mode.

|  |  |  |  |
| --- | --- | --- | --- |
| Operating Mode |  | S1 | S0 |
|  |  |  |  |
| Locked |  | 0 | 0 |
|  |  |  |  |
| Shift­Right |  | 0 | 1 |
|  |  |  |  |
| Shift­Left |  | 1 | 0 |
|  |  |  |  |
| Parallel Loading |  | 1 | 1 |
|  |  |  |  |
|  | ***Table 1*** | |  |

In the locked mode (S1S0 = 00) the register is not admitting any data; so that the content of the register is not affected by whatever is happening at the inputs. You may verify this detail by playing around with the main interactive circuit. For example, set L3L2L1L0 = 1010 and then cycle the clock to see that nothing changes at the outputs as long as S1S0 = 00. See Table 2.

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Clock Cycle | L3 | L2 | L1 | L0 |  |  | Q3 | Q2 | Q1 | Q0 |
|  |  |  |  |  |  |  |  |  |  |  |
| Initial Value | 1 | 0 | 1 | 0 |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |
| Cycle 1 | 1 | 0 | 1 | 0 |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | ***Table 2*** | | |  |  |  |

In the shift­right mode (S1S0 = 01) serial inputs are admitted from Q3 to Q0. You can confirm this aspect by setting the value of the shift­right switch according to the sequence 1100100 as you cycle the clock; see Table 3. Watch as the signals move from Q3 to Q0. In the shift­left mode (S1S0 = 10) the register works in a similar fashion, except that the signals move from Q0 to Q3.


|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Clock Cycle | Shift­Right Switch | Q3 | Q2 | Q1 | Q0 |
|  |  |  |  |  |  |
| Initial Value | Initial Value | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |
| Cycle 1 | 1 | 1 | 0 | 0 | 0 |
|  |  |  |  |  |  |
| Cycle 2 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |
| Cycle 3 | 0 | 0 | 1 | 1 | 0 |
|  |  |  |  |  |  |
| Cycle 4 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |
| Cycle 5 | 1 | 1 | 0 | 0 | 1 |
|  |  |  |  |  |  |
| Cycle 6 | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  |
| Cycle 7 | 0 | 0 | 0 | 1 | 0 |
|  |  |  |  |  |  |
|  | ***Table 3*** | |  |  |  |

Finally, in the parallel loading mode (S1S0 = 11) data is read from the lines L0, L1, L2, and L3 simultaneously. Here, setting L3L2L1L0 = 1010 will cause Q3Q2Q1Q0 = 1010 after cycling the clock as depicted in Table 4.

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Clock Cycle | L3 | L2 | L1 | L0 |  |  | Q3 | Q2 | Q1 | Q0 |
|  |  |  |  |  |  |  |  |  |  |  |
| Initial Value | 1 | 0 | 1 | 0 |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |
| Cycle 1 | 1 | 0 | 1 | 0 |  |  | 1 | 0 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | ***Table 4*** | | |  |  |  |


**Procedure:**

1. Do the connection as per below kit connection diagram for various shift register.
2. Apply proper input condition and observe the output information of led on/off.
3. Compare theoretical data with observation and write conclusion.




**Tinker Cad simulation:**

**(1) 3 Bit Shift Left**



**(2) 3 Bit Shift right**

****

**Conclusion**

The information stored within these registers can be transferred with the help of shift registers. Shift Register is a group of flip flops used to store multiple bits of data. The bits stored in such registers can be made to move within the registers and in/out of the registers by applying clock pulses. An n-bit shift register can be formed by connecting n flip-flops where each flip flop stores a single bit of data.

**Practical No. 12**

**Aim:** To study operation of binary and decade counter.

**Apparatus:** Sigma counters trainer ­ DCO13, connecting wires

**Theory:**

Counting is frequently required in digital computers and other digital systems to record the number of events occurring in a specified interval of time. Normally an electronic counter is used for counting the number of pulses coming at the input line in a specified time period. The counter must possess memory since it has to remember its past states. As with other sequential logic circuits counters can be synchronous or asynchronous. As the name suggests, it is a circuit which counts. The main purpose of the counter is to record the number of occurrence of some input. There are many types of counter both binary and decimal. Commonly used counters are

1. Binary Ripple Counter
2. Ring Counter
3. BCD Counter
4. Decade counter
5. Up down Counter
6. Frequency Counter

**Binary Ripple Counter**

A binary ripple counter is generally using bistable multivibrator circuits so that cache input applied to the counter causes the count to advance or decrease. A basic counter circuit is shown in Figure 1 using two triggered (T­type) flip flop stages. Each clock pulse applied to the T­input causes the stage to toggle. The Q and  output terminals are always logically opposite. If the Q output is logical 1 (SET), the  output is then logical 0. If the Q output is logical 0 (REST), then the  output is logical 1.

The clock input causes the flip flop to toggle or change stage once clock pulse Figure 2

(a) shows the clock input signal and Q output signal. Notice that the circuit used in this case toggles on the trailing edge of the clock signal (when logic signal goes from 1 to 0). Referring back to Figure 1 the Q output of the first stage (called the 2o stage or units position stage) is used here as the toggle input to the second stage (called the 21 or two’s position stage). The Q output from the two successive stage are marked A and B, respectively, to differentiate them. Notice that the  output of each stage is marked with a negative bar over the letter designation, so that whatever logical stage A is at,  is the opposite logical state. Since the Q output (A signal) from the first stage triggers the second stage, the second stage changes state only when the Q output of first stage goes from logical 1 to logical 0 as shown in Figure 2(b).





Table 1



COUNT FOR 2­STAGE BINARY COUNTER

|  |  |  |
| --- | --- | --- |
| Input Pulses | 2n Output (B) | 2n Output (A) |
| 0 | 0 | 0 |
|  |  |  |
| 1 | 0 | 1 |
|  |  |  |
| 2 | 1 | 0 |
|  |  |  |
| 3 | 1 | 1 |
|  |  |  |
| 4 or 0 | 0 | 0 |

An arrow is included on the waveform of stage A as a reminder that it triggers stage B only on a trailing edge (1 or 0 logical change). Notice that the output waveform of succeeding stage operates half as fast as its input. To see that this circuit operates as a binary counter a table can be prepared to show the Q output states after each clock pulse is applied. Table 1 shows this operation for the circuit of Figure 1. To see how a counter is made using more stage considers the 4 stage counter of Figure 3. The counter is simply made with the Q output of each state connected as the toggle input to the succeeding state. With four stages the counter cycle will repeat every sixteen clock pulses. In general there are 2n counts with an n­stage counter. For the four stages used here the count goes 24 or 16 steps as a rule, for a binary counter.

Number of counts = N = 2n

Where, n = number of counter stage. A six stage counter n = 6 would be provide a count that repeats every N = 26 = 64 counts. A ten­stage counter (n = 10) would recycle every N = 210 = 1024 counts.

**Decade Counter**

A decade counter is the one which goes through 10 unique combinations of outputs and then resets as the clock proceeds. We may use some sort of a feedback in a 4­bit binary counter to skip any six of the sixteen possible output states from 0000 to 1111 to get to a decade counter. A decade counter does not necessarily count from 0000 to 1001 it could count as 0000,0001, 0010, 1000, 1001, 1010, 1011, 1110, 1111, 0000, 0001 and so on. Figure 6 shows a decade counter having a binary count that is always equivalent to the input pulse count. The circuit is essentially, a ripple counter which count up to 16. We desire however, a circuit operation in which the count advance from 0 to 9 and then reset to 0 for a new cycle. This reset is a accomplished at the desired count as follows.

With counter REST count = 0000 the counter is ready to stage counter cycle.

Input pulses advance counter in binary sequence up to count of a (count = 1001)

The next count pulse advance the count to 10 count = 1010. A logic NAND gate decodes the count of 10 providing a level change at that time to trigger the one shot unit which then resets all counter stages. Thus, the pulse after the counter is at count = 9, effectively results in the counter going to count = 0.




Figure 6: Decade Counter


|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Input Pulses | D | C | B | A |
|  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |
| 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |
| 2 | 0 | 0 | 1 | 0 |
|  |  |  |  |  |
| 3 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |
| 4 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |
| 5 | 0 | 1 | 0 | 1 |
|  |  |  |  |  |
| 6 | 0 | 1 | 1 | 0 |
|  |  |  |  |  |
| 7 | 0 | 1 | 1 | 1 |
|  |  |  |  |  |
| 8 | 1 | 0 | 0 | 0 |
|  |  |  |  |  |
| 9 | 1 | 0 | 0 | 1 |
|  |  |  |  |  |
| 10 | 1 | 0 | 1 | 0 |
|  |  |  |  |  |
|  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |


Table provides a count table showing the binary count equivalent to the decimal count of input pulses. The table also shows that the count goes momentarily count from nine (1001) to ten (1010) before resetting to zero (0000). The NAND gate provides an output of 1 until the count reach ten. The count of ten is decoded (or sensed in this case) by using logic inputs that are all 1 at the count of ten. When the count becomes ten the NAND gate output goes to logical 0, providing a 1 to 0 logic change to trigger the one shot unit, which then provides a short pulse to reset all counter stages.

The Q signal is used since it is normally high and goes low during the one shot timing period the flip flop in this circuit being reset by a low signal level (active low clearing). The one shot pulse need only be long enough so that slowest counter stage resets. Actually, at this time only the 21and 23 stage need be reset, but all stages are reset to insure that a new cycle at the count 0000.

**Procedure:**


1. Do the connection as per below kit connection diagram for various shift register.
2. Apply proper input condition and observe the output information of led on/off.
3. Compare theoretical data with observation and write conclusion.






**TinkerCAD Simulation:**


**(1) 2-bit ripple counter**



**(2) 3 Bit Asynchronous Counter**

****

**TinkerCAD Simulation:**

 **Design of a Mod-10 Asynchronous Counter using T FFs**

* A mod-10 counter has ten stable state 0000,0001,0010,0011,0100, 0101,0110,0111,1000,1001, and when the tenth clock pulse is applied the counter temporarily goes to 1010 states, but immediately reset to 0000 because of the feedback provided
* It is divided-10 counter in the sense that it divides the input clock frequency by 10
* It requires the Four FFs
* Four FFs have sixteen possible states, out of which ten are utilized and the remaining states are invalid
* It is also called as a decade counter





Fig: 3 Mod-10 asynchronouscounters

**TinkerCAD Simulation:**



**Conclusion**

in digital logic and computing, a Counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock signal. Counters are used in digital electronics for counting purpose, they can count specific event happening in the circuit.