

Bias generator
One ring stage
(current-starved inverter)
VDD
Mpb (diode)
vbiasp
V_{ctrl}
Mnb
VDD
vbiasp
Mp_cs
nodeA
Mp_inv
in
out
Mn_inv
nodeB
V_{ctrl}
Mn_cs
gates of Mp_cs/Mn_cs are the SAME nets as
the bias generator (vbiasp / V_{ctrl})