

112 Autumn

EEIE30076

系統晶片設計 SOC Design








Lab. #3

學生：黃鈺淳

學號：312611096

系級：機械所碩一


1. Block Diagram



2. Describe operation

- How to receive data-in and tap parameters and place into SRAM

Data-in 是透過 AXI-Stream 從 testbench 傳至 source，當 tvalid 由 testbench 設定成 1 且 source 的 tready 設定為 1 時，source 開始接收資料。



下列 n 為時序，n=2 為第 1 個 clk、n=3 為第 4 個 clk、n=4 為第 7 個 clk，以此類推


For n = 2:11

1. read SRAM_data[n-1]
2. wait for data
3. write SRAM_data[n] = SRAM_data[n-1]

SRAM_data[0]=data_in

Tap parameters 是透過 AXI-lite(Write)從 testbench 傳至 source，當 awvalid 由 testbench 設定成 1 且 source 的 awready 設定成 1 時，awaddr 從 testbench 傳送的地址會被 source 收下。當 wvalid 由 testbench 設定成 1 且 source 的

wready 設定成 1 時，wdata 從 testbench 傳送的資料會被 source 收下。



For n = 1:11

1. Read awaddr
2. Read wdata
3. Write SRAM_tap[n]

- How to access shiftRAM and tapRAM to do computation

SRAM 的獲取方式皆相同，EN=1，WE=0，ADDR=xxx，兩個上

升緣之後，會取得 ADDR=xxx 的資料。

- How ap_done is generated


when engine complete s last data processing

3. Resource usage: including FF, LUT, BRAM



4. Time Report

- Report timing on longest path, slack



- Try to synthesize the design with maximum frequency

Slack = required time - arrival time





Slack = 6.111 [ns], clock = 10 [ns]

$$\text{Maximum frequency} = \frac{1}{10 - 6.111[ns]} = 257.14\text{MHz}$$

5. Simulation Waveform

- Coefficient program, and read back







- Data-in stream-in



- Data-out stream-out



- RAM access control



- FSM

