Digital IC Design

Final Team Project 128-bit Adder Tree

Professor Po-Tsang Huang


International College of Semiconductor Technology National Yang Ming Chiao Tung University



Design an Adder Tree

Spec:

- Inputs (A_1, A_2, A_{128}):
 - > 128 * 1bit
 - The minimum sampling rate is 2 GHz.
 - > You can add any extra control signals for your design



Adder Tree

- Example:
 - lacktriangle Inputs (A₁, A₂, ...A₈):
 - > 8 * 1bit
 - \bullet Output(O₄ O₁):
 - >4bits

