Digital IC Design


Exercise 5 Supplement

Professor Po-Tsang Huang

International College of Semiconductor Technology National Yang Ming Chiao Tung University




Construct 3x3 convolution kernel




- In this exercise, TA will provide the 3x3 convolution kernel & Pattern
 - w/o using clock gating
 - ♦ w/ using clock gating

Synthesis and verify 3x3 convolution kernel



- Synthesis the 3x3 convolution kernel.
 - ♦ w/o using clock gating
 - ◆ w/ using clock gating (Done by TA)
- Run the gate level simulation of both 3x3 convolution kernels to verify the function and generate the .fsdb for power measurement.

Measure power of 3x3 convolution kernel



Notes for PrimePower

- The warnings and errors are caused by the missing information of asap 7nm cell library
 - The warning and errors can be ignored

```
Warning: No timing arc in cell 'DP OP 42J1 122 5662 U2398(FAx1 ASAP7 75t R)' with condition '(A&~B&~CI)' from pin 'A' to pin 'SN'. (PTE-011
Warning: No timing arc in cell 'DP OP 42J1 122 5662 U2398(FAxl ASAP7 75t R)' with condition '(~A&B&CI)' from pin 'A' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP 0P 42JI 122 5662 U2398(FAX1 ASAP7 75t R)' with condition '(~A&B&~CI)' from pin 'A' to pin 'SN'. (PTE-011
Warning: No timing arc in cell 'DP OP 42J1 122 5662 U2398(FAx1 ASAP7 75t R)' with condition '(~A&~B&CI)' from pin 'A' to pin 'SN'. (PTE-011
Warning: No timing arc in cell 'DP OP 42J1 122 5662 U2398(FAx1 ASAP7 75t R)' with condition '(A&B&~CI)' from pin 'B' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP_OP_42J1_122_5662_U2398(FAx1_ASAP7_75t_R)' with condition '(A&~B&CI)' from pin 'B' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP 0P 42J1 122 5662 U2398(FAx1 ASAP7 75t R)' with condition '(A&~B&~CI)' from pin 'B' to pin 'SN'. (PTE-011
Warning: No timing arc in cell 'DP OP 42J1 122 5662 U2398(FAX1 ASAP7 75t R)' with condition '(~A&B&CI)' from pin 'B' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP 0P 42JI 122 5662 U2398(FAX1 ASAP7 75t R)' with condition '(~A&B&~CI)' from pin 'B' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP_OP_42J1_122_5662_U2398(FAx1_ASAP7_75t_R)' with condition '(~A&~B&CI)' from pin 'B' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP OP 42J1 122 5662 U2398(FAx1 ASAP7 75t R)' with condition '(A&B&~CI)' from pin 'CI' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP OP 42J1 122 5662 U2398(FAx1 ASAP7 75t R)' with condition '(A&~B&CI)' from pin 'CI' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP 0P 42J1 122 5662 U2398(FAxl ASAP7 75t R)' with condition '(A&~B&~CI)' from pin 'CI' to pin 'SN'. (PTE-011
Warning: No timing arc in cell 'DP 0P 42J1 122 5662 U2398(FAx1 ASAP7 75t R)' with condition '(~A&B&CI)' from pin 'CI' to pin 'SN'. (PTE-011)
Warning: No timing arc in cell 'DP OP 42J1 122 5662 U2398(FAx1 ASAP7 75t R)' with condition '(~A&B&~CI)' from pin 'CI' to pin 'SN'. (PTE-011)
varning: No timing arc in cell 'DP 0P 42J1 122 5662 U2398(FAX1 ASAP7 75t R)' with condition '(~A&~B&CI)' from pin 'CI' to pin 'SN'. (PTE-011)
Error: No net timing arc from pin 'GATED CG U8/RST N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED CG U7/RST N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED CG U6/RST N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED CG U5/RST N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED_CG_U4/RST_N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED CG U3/RST N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED CG U2/RST N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED_CG_U1/RST_N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED CG UO/RST N' to pin 'U3128/A'. (PTE-014)
Error: No net timing arc from pin 'GATED_CG_U9/CLOCK_GATED' to pin 'Reg_Weight_in_9_reg_0_/CLK'. (PTE-014)
Error: No net timing arc from pin 'GATED CG U9/CLOCK GATED' to pin 'Reg Weight in 9 reg 1 /CLK'. (PTE-014)
Error: No net timing arc from pin 'GATED_CG_U9/CLOCK_GATED' to pin 'Reg_Weight_in_9_reg_2_/CLK'. (PTE-014)
Error: No net timing arc from pin 'GATED_CG_U9/CLOCK_GATED' to pin 'Reg_Weight_in_9_reg_3_/CLK'. (PTE-014)
Error: No net timing arc from pin 'GATED_CG_U9/CLOCK_GATED' to pin 'Reg_Weight_in_9_reg_4_/CLK'. (PTE-014)
Error: No net timing arc from pin 'GATED_CG_U9/CLOCK_GATED' to pin 'Reg_Weight_in_9_reg_5_/CLK'. (PTE-014
Error: No net timing arc from pin 'GATED CG U9/CLOCK GATED' to pin 'Reg Weight in 9 reg 6 /CLK'. (PTE-014
```

The asap 7nm cell library do not have the gating cells → The gating cells are constructed by TA Therefore, the cell library do not have the timing information