

## ECE 411 MP 4 Basic Datapath Design

## Introduction:

For this MP, we are developing a pipelined processor using the knowledge we have gained from the course lectures. Aside from the basic datapath and handling the standard CPU instructions, we will implement forwarding and branch prediction to help improve performance. The design for the Hazard Detection Unit and Forwarding Unit has not been done. We hope to complete that in parallel with our checkpoint 1. We will continue to increase performance in future checkpoints by having L1 (2-way SA) and L2 (8-way SA). We have yet to decide other advanced features, but we hope to decide on that after we build our pipelined CPU.

## Datapath:





## **Control Word Table:**

Jiu Table.												
							Note:					
			Control Word C	23:01			funct3 will be filled in with the apporiate value for each instruction type, it is noted as funct3 instead of					
			control Word (	20.01								
bit 23		Control Word is generated by the opcode of the instruction and passed down the pipline.					mem byteen will be filled wih appriate value for					
	Signals are gro	Signals are grouped by the stage that they are used in, not necessarily the stage that contains their units				units	each instruction type, it is noted as a range 0000-				Bit 0	
IF ID	EX								WB			
pcmux_sel [1:0]	cmpop[2:0]	cmpmux_sel	aluop[2:0]	alumux1_sel[1:0]	alumux2_sel[2:0]	read_mem	write_mem	mem_byteen[3:0]	wbmux_sel	write_reg	regmux_s	sel[1:0]
pc+4	x	×	add	rs1_out	s_imm		1 0	) xxxx	t .	rdata	1	wbmux_ou
pc+4	x	x	add	rs1_out	s_imm		0 1	0000-1111		x	0	
nc+4	Y	¥	funct3	rs1 out	i mm		0 0	) 2000	r al	u out	1	wbmux_o
pe- i			Tuncto	152_000				70001				
pc+4	blt	i_imm	funct3	rs1_out	i_imm		0 0	) х		x	1	cmp_o
pc+4	bltu	i_imm	funct3	rs1_out	i_imm		0 0	х	t .	х	1	cmp_o
pc+4	x	x	sra	rs1_out	i_imm		0 0	х	al	_out	1	wbmux_o
pc+4	×	×	srl	rs1_out	i_imm		0 0	) х	al	_out	1	wbmux_o
pc+4	x	×	funct3	rs1_out	rs2_out		0 0	) x	al	u_out	1	wbmux_o
pc+4	x	×	add	rs1_out	rs2_out		0 0	) х	al	u_out	1	wbmux_o
pc+4	×	x	sub	rs1_out	rs2_out		0 0	) x	al	_out	1	wbmux_o
pc+4	bit	rs2_out	funct3	rs1_out	rs2_out		0 0	) x	t	x	1	cmp_o
pc+4	bltu	rs2_out	funct3	rs1_out	rs2_out		0 0	) x	t	x	1	cmp_o
pc+4	×	×										wbmux_o
	pc+4 pc+4 pc+4 pc+4 pc+4 pc+4 pc+4 pc+4		bit 23   Control Word is generated by the opcording to signals are grouped by the stage that to signals are grouped bits in the stage that to signals are grouped bits in the stage that to signals are grouped bits in the stage that to signals are grouped by the stage that the signals are grouped by the signals are grouped by the stage that the signals are grouped by t	Control Word	Control Word [23:0]	Control Word   23:0	Control Word   [23:0]	Control Word   [23:0]	Note:	Note:	Note:	Note:

-										
sr	pc+4	x	х	srl	rs1_out	rs2_out	0	0	x	alu_out
jalr	alu_mod2	х	х	add	rs1_out	i_imm	0	0	X	x
jal	alu_out	x	x	add	pc_out	j_imm	0	0	х	x
br	cmpmux_out	fucnt3	funct3	add	pc_out	b_imm	0	0	XXXX	X
lui	pc+4	x	x	add	0	u_imm	0	0	x	alu_out
auipc	pc+4	x	х	add	pc_out	u_imm	0	0	х	alu_out