Lab Starter’s Guide


This guide aims at providing you with the procedure to get your hands on the tools quickly. The first step is to download the provided project directory template from Moodle: <http://moodle.epfl.ch/mod/resource/view.php?id=912608>. Use 7zip (or any other compression software) to decompress the archive. **We highly encourage you to read the provided README carefully before continuing.** Then, rename the folder to *nios\_introduction*.

# Creating the Quartus project

1. Go to **File->New Project Wizard…**
   1. Choose *<project dir>/hw/quartus* as the working directory.
   2. Use *nios\_introduction* as the project name.
   3. Click **Finish**.
2. We are using the DE0-Nano-SoC board. So we are going to execute a script to configure the FPGA family and the pin assignment.
   1. Go to **Tools->Tcl Scripts**…
   2. Select *pin\_assignment\_DE0\_Nano\_SoC.tcl*.
   3. Click **Run** and wait (Quartus might freeze for a while).
3. Then, we need to add the top-level entity of the project so Quartus can have a starting point to compile the design.
   1. Go to **Project->Add/Remove Files in Project…**
   2. Click on the button labelled **…**
   3. Select *<project dir>/hw/hdl/DE0\_Nano\_SoC\_top\_level.vhd* and click **Open**.
   4. Click **Add**. Note that the added path is relative from the Quartus project directory, i.e. *../hdl/DE0\_Nano\_SoC\_top\_level.vhd*.
   5. Click **Ok.**
   6. In the **Project navigator**, switch to the **Files** view.
   7. Right click on *../hdl/DE0\_Nano\_SoC\_top\_level.vhd* and click on **Set as Top-Level Entity**.

# Creating a Qsys system

We will create a full system including a processor and memory capable of executing software that we are going to write in C.

1. Launch Qsys by going to **Tools->Qsys**.
2. In Qsys, go to **File->Save as** and save the Qsys system as *soc\_system.qsys* under *<project dir>/hw/quartus.*
3. Use the **IP Catalog** to add the following components:
   1. A “Nios II Processor” to act as our main processor.
      1. Click **Finish** on the configuration view that just opened.
   2. An “On-Chip Memory (RAM or ROM)” to act as our main memory.
      1. Choose its **Total memory size** to be 256k and hit the tab key on your keyboard to autocomplete.
      2. Click **Finish** on the configuration view.
   3. A “JTAG UART” to see the results of the standard output on your computer screen.
      1. Click **Finish** on the configuration view that just opened.
   4. A “PIO (Parallel I/O)” to toggle LEDs on the board.
      1. Use a **Width** of 8 bits because the DE0-Nano-SoC has 8 leds.
      2. Select **Output** as the direction.
      3. Click **Finish** on the configuration view.
   5. Now it’s time to connect the system components together. Here are a few tips to do that correctly:
      1. Go to **System->Create Global Reset Network** to stop thinking about manually connecting the reset *everywhere*.
      2. Connect the *clk* interface of the *clk\_0* component to the *Clock input* interface of all the other components.
      3. Connect the instruction bus (*instruction\_master)* of the CPU to the on-chip memory.
      4. Connect the data bus (*data\_master)* of the CPU to all the other components.
      5. Connect the Interrupt Sender interface of the JTAG UART to the Interrupt Receiver interface of the CPU.
   6. We need to export the *external\_connection* of *pio\_0* by double-clicking in the **Export** column and pushing ↵ on your keyboard. Recall: exporting a signal means making it available outside the Qsys system to route it on the board.
   7. Double-click on the *nios2\_gen2\_0* component to open up its configuration view.
      1. Under the **Vectors** tab, select the on-chip memory to be its **Reset vector memory** and **Exception vector memory**.
         1. The **Reset vector offset** is the offset from the base address of the on-chip memory to which the CPU jumps upon reset.
         2. Similarly, the **Exception vector offset** is the offset to which the CPU jumps upon receiving hardware exceptions or traps.
         3. You can now close the configuration view.
   8. Go to **System->Assign Base Addresses** to properly configure the address range of each component and avoid conflicts.
   9. Similarly, go to **System->Assign Interrupt Numbers**.
   10. Go to **File->Save**.
4. Your system should now look like the following – don’t worry if you have different Base addresses than in this example:  
   
5. You can now close Qsys by clicking on **Finish**. Do **not** generate the system when asked.
6. Use the same procedure you used to add the top-level VHDL file to the project to, this time, add the *<project dir>/hw/quartus/soc\_system.qsys* file to the project.
7. You should now update your top-level to include your Qsys system.
   1. In a text editor, open *<project dir>/hw/quartus/soc\_system/soc\_system\_inst.vhd* to get the VHDL component declaration and instantiation template of the Qsys system.
   2. Add the component declaration to your top-level architecture.
   3. Add the component instantiation and map the port as follows:
      1. The clock should be routed to *FPGA\_CLK1\_50*, the clock input pin of the FPGA/SoC device.
      2. Use the button *KEY\_N(0)* as the reset signal of your design.
      3. Route the PIO to *LED*, the pin connected to the LEDs on the board.
   4. Then, in the entity, comment all the ports you are not using, i.e. everything except the 3 mentioned above. Be careful with your semi-colons!
8. Go to **Processing->Start Compilation** and grab a coffee/tea or even a pineapple juice, we are open-minded.
9. Once the compilation is finished, plug in your FPGA board and go to **Tools->Programmer**.
   1. Click **Auto-detect** and select **5CSEMA4**.
   2. Right-click on the beautiful picture of Altera chip labelled **5CSEMA4** and select **Change File…**
   3. Select *<project dir>/hw/quartus/output\_files/nios\_introduction.sof.*
   4. Enable the “Program/Configure” checkbox for device **5CSEMA4U23**.
   5. Press **Start**.

# It’s software party time!

1. It’s now time to launch our beloved software IDE, the *Nios II SBT*.
   1. Launch the **Nios II Command Shell** from the Start menu of your Windows machine.
   2. Use the following command “eclipse-nios2 &” to launch the IDE.
2. Go to **File->New->Nios II Application and BSP from Template**.
3. Select *<project dir>/hw/quartus/sco\_system.sopcinfo* as **SOPC Information File name**.
4. Name your software project *nios\_introduction*.
5. We invite your to uncheck the **Use default location** checkbox and choose  
   *<project dir>/sw/nios/application*. We encourage this practice to properly separate software from hardware design files.
6. Choose **Hello World** as the **Project template**.
7. Click **Finish.**
8. You can now write/compile/run your software and have a lot of fun with those LEDs. Recall: you will want to include the *io.h* and *system.h* file to get some useful macros.

For more information, you can check the DE1-SoC tutorial we provide in the *SoC-FPGA Design Guide* we provide on Moodle: <http://moodle.epfl.ch/mod/resource/view.php?id=912609>.

*(Warning: the guide targets another board than the one we use in this course but it really resembles ours.)*