Layer\_information bit range  
Is\_LeakyReLU 1 [0]

Have\_ReLU 1 [1]

Have\_BatchNormalization 1 [2]

Batch\_First 1 [3]

Bit\_Serial 4 [4:7]

pool\_stride 2 [8:9]

pool\_size 2 [10:11]

kernel\_stride 2 [12:13]

kernel\_size 2 [14:15]

quant\_batch\_bias 6 [16:21]

quant\_finish 6 [22:27]

quant\_word\_size 6 [28:33]

quant\_obuf 6 [34:39]

Tile\_Info\_Number 12 [40:51]

Tile\_Info\_Addr 32 [52:83]

Have\_Upsample 1 [84]

Leaky\_ReLU\_alpha\_FP 16 [85:100]

input\_feature\_offset 12 [101:112]

output\_feature\_offset 12 [113:124]

CONV\_FLAG 2 [125:126]

Concat\_output\_control 1 [127]

Pooling\_quant\_finish 6 [128:133]

Tile\_information bit range

output\_addr 32 [0:31]

weight\_addr 32 [32:63]

Input\_addr 32 [64:95]

Pooling\_addr 32 [96:127]

Is\_last\_channel 1 [128]

have\_accumulate 1 [129]

is\_final\_tile 1 [130]

tile\_padding\_type 4 [131:134]

Input\_Tile\_Size\_row 6 [135:140]

Input\_Tile\_Size\_col 6 [141:146]

Weight\_len 7 [147:153]

Have\_Maxpooling 1 [154]

hw\_icp\_able\_cacl 2 [155:156] new

hw\_ocp\_able\_cacl 2 [157:158] new

//以下放在最後面五個bit

Reload 1 [187]

Weight\_buf\_sel 1 [188]

Input\_buf\_sel 1 [189]

Weight\_ loading 1 [190]

Input\_loading 1 [191]