Differnt parts of an assembly instruction:

Label
Instruction (Mnemonic)
Operands
Comment

A computer system is a device that

- processes input
- · takes decisions based on the outcome
- and outputs the processed information

Hardware Components

- CPU: Central Processing Unit or processor
- Datapath
- ALU (Arithmetic and Logic Unit): performs arithmetic/logic operations
- Registers: fast but limited storage inside CPU, hold intermediate results
- Control Unit
- Finite State Machine (FSM): reads and executes instructions
- types of operations: data transfer: registers ↔ memory / arithmetic and logic operations /jumps
- Memory: stores instructions and data
- o Main memory Arbeitsspeicher
- central memory
- connected through System-Bus
- access to individual bytes
- volatile (flüchtig)
- SRAM (Static RAM)
- DRAM (Dynamic RAM)
- non-volatile (nicht-flüchtig)
- ROM factory programmed
- flash in system programmable

Secondary storage

- long term or peripheral storage
- connected through I/O-Ports
- access to blocks of data
- non-volatile
- slower but lower cost
- magnetic: hard disk, tape, floppy
- semiconductor: solid state disk
- optical: CD, DVD
- mechanical: punched tape/card
- Input / Output: interface to external devices
- System-Bus: electrical connection of blocks

CTIT1 Spick

- o **address lines**: CPU drives the desired address onto the address lines, number of addresses $= 2^n | n =$ number of address lines
- control signals: CPU tells whether the access is read or write, CPU tells when address and data lines are valid → bus timing
- o data lines: transfer of data

From C to executable: example with gcc (The GNU Compiler Collection)

hello.c: Source program (text) >> Preprocessor cpp > hello.i:
Modified source program (text) >> Compiler cc1 > hello.s:
Assembly program (text) human-readable, CPU specific >>
Assembler as > hello.o: Relocatable object program (binary) >>
Linker Id > hello: Executable object program (binary)

Host and Target

- Software development on host
- Compiler/Assembler/Linker on host
- Loader on target loads executable from host to RAM
- Loader copies executable from RAM into non-volatile memory (FLASH) → Firmware Update
- System operation without host
- Loader jumps to main() and starts execution
- Instruction fetch often takes place directly from FLASH

Benefits of knowing Assembler

- assembly language yields understanding on machine level: understanding helps to avoid programming errors in HLL
- increase performance: understand compiler optimizations, find causes for inefficient code
- implement system software: boot Loader, operating systems, interrupt service routines
- localize and avoid security flaws: e.g. buffer overflow

Combinational Logic

- Logic states in a binary system
- Outputs change depending on inputs and internal logic functions
- System has no memory, i.e. there is no storage element
- o For n inputs there are 2^n possible input combinations
- The only timing influence are internal delays
- Outputs are stable after a delay

Functions / symbols set


Function	Text	
AND	Z=A&B	
OR	Z=A#B	
Buffer	Z=A	
XOR	Z=A\$B	
NOT	Z=!A	
NAND	Z=!(A&B)	
NOR	Z=!(A#B)	
XNOR	Z=!(A\$B)	


n	2"	n	2 <i>n</i>	n	2 ⁿ
0	1	11	2,048	22	4,194,304
1	2	12	4,096	23	8,388,608
2	4	13	8,192	24	16,777,216
3	8	14	16,384	25	33,554,432
4	16	15	32,768	26	67,108,864
5	32	16	65,536	27	134,217,728
6	64	17	131,072	28	268,435,456
7	128	18	262,144	29	536,870,912
8	256	19	524,288	30	1,073,741,824
9	512	20	1,048,576	31	2,147,483,648
10	1,024	21	2,097,152	32	4,254,967,296

Function	IEC 60617-12 since 1997	US ANSI 91 1984	DIN 40700 until 1976
AND	&	_ D-	
OR	≥1	\Rightarrow	_
Buffer	-[1]-	→	-D-
XOR	= 1 -	$\not\!$	
NOT	-1	→	-
NAND	&_~	⊒>-	
NOR	≥1 ⊳	\Rightarrow	→
XNOR	_ = 1 →	$\!$	-

Multi-Word Addition ADCS

• Example: Addition of two 96-bit Operands






R3,R3,R6


ADCS






1-Bit Full-Adder

С	Α	В	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



A0	B0	Sum	Carry	A0 U10
0	0	0	0	=1 Sum
0	1	1	0	
1	0	1	0	U9
1	1	0	1	B0 & Carry

4-Bit Adder



Sequential Logic

- General form → Finite State Machine (FSM)
- o Contains memory, i.e. storage of system state
- o Outputs depend on inputs and internal state
- Next system state depends on current state and inputs
 → clock


Period T vs. frequency f


- Period T: measured in seconds (s)
- Frequency f: measured in Hertz (1/s), i.e. number of cycles per second

Т	F
1 <i>s</i>	1 Hz
$1 ms = 10^{-3} s$	$1 kHz = 10^3 Hz$
$1 us = 10^{-6} s$	$1 MHz = 10^6 Hz$
$1 ns = 10^{-9} s$	$1 GHz = 10^9 Hz$

D-Flip-Flop

- Edge triggered storage element
- o rising edge of $C \rightarrow$ current value at input D is stored (Q=D)
- o other times \rightarrow no change of Q
- Basic block of all our sequential circuits
- *n* flip-flops can represent 2ⁿ states






Counter

- Simple form of sequential logic (finite state machine)
- State changes with rising clock edge
- Next state depends only on current state (sequence of states cannot be influenced from the outside)
- Outputs depend only on internal state, not on any inputs


(Parallel) register

input and output are parallel



Shift Register

- Chain of connected D-flip-flops
- Output of FFX is connected to input of FFX+1
- o Input of first FF→ serial input of shift register
- Output of last FF → serial output of shift register
- Often parallel reading of data possible through s0, s1....sx
- o Parallel write requires multiplexer on each FF input



Applications Shift Registers


- Ethernet and USB
- convert serial bit streams to parallel and vice versa
- serial requires less connections but processer works on parallel data
- Mobile phones, Ethernet, miscellaneous interfaces
- o shift register with feedback for error detection
- program development: set breakpoints, monitor internal states
- verification
- o production test → does each transistor / gate work?

Moore machine

state influenced by inputs


CPU Model

- CPU Components
- Core Registers
- Each 32-bit wide
- 13 General-Purpose Registers
- Low Registers R0 R7
- High Registers R8 R12
- Used for temporary storage of data and addresses
- Program Counter (R15): Address of next instruction
- Stack Pointer (R13): Last-In First-Out for temporary data storage
- Link Register (R14): Return from procedures
- o 32-bit ALU
- o Flags (APSR): N=Negative, Z=Zero, C=Carry, V=Overflow
- Control Unit with IR
- Instruction Register (IR): Machine code (opcode) of instruction that is currently being executed
- Controls execution flow based on instruction in IR
- Generates control signals for all other CPU components
- o (Instruction Register)
- Bus Interface: Interface between internal CPU bus and external system-bus, contains registers to store addresses



CTIT1 Spick

Program Execution Sequence



Little / big endian

signed long long

LDRH -> SXTH 16-Bit Sign Extend!

Integer Types

unsigned char

unsigned short

unsigned int

unsigned long

unsigned long

signed char

signed short

signed int

signed long

long

C-Type

LDRB -> SXTB 8-Bit Sign Extend!

Size

8 Bit

16 Bit

32 Bit

32 Bit

64 Bit

8 Bit

16 Bit

32 Bit

32 Bit

64 Bit

Term

Byte

Word

Word

Byte

Word

Word

Double-word

Half-word

Half-word

Double-word

inttypes.h /

DCB offset 1

DCW offset 2

DCD offset 4

stdint.h

uint8 t

uint16_t

uint32_t

uint32_t

uint64 t

int8 t

int16 t

int32 t


int32 t

int64_t

- little endian
- least significant byte at lower address
- o e.g. Intel x86, Altera Nios, ST ARM (STM32)
- · big endian
- o most significant byte at lower address
- o e.g. Freescale (Motorola), PowerPC

Instruction Types

- Data transfer
- Copy content of one register to another register
- Load registers with data from memory
- o Store register contents into memory
- Data processing
- Arithmetic operations \rightarrow + * / ...
- Logic operations → AND, OR, ...
- Shift / rotate operations
- Control Flow
- Branches
- Function calls
- Miscellaneous



S. 3

Alignment

- Half-word aligned Variables aligned on even addresses
- Word aligned Variables aligned on addresses that are divisible by four

Object File Sections

CODE

0xFFFFFFF

0x200003FF

0x20000300 0x200002FF

0x20000200

0x200001FF

0x20000000

0x00000000

.STACK

DATA

.CODE

- o Read-only → RAM or ROM
- Instructions (opcodes)
- Literals

DATA

- \circ Read-write \rightarrow RAM
- Global variables
- o static variables in C
- Heap in C → malloc()

STACK

- Read-write → RAM
- Function calls / parameter passing
- Local variables and local constants

Load/Store vs. Register Memory

- Load/Store Architecture (ARM Cortex-M)
- o Memory accessed only with load/store operations
- Usual steps for data processing
- Load operands from memory to register
- Execute operation → result in register
- Store result from register to memory
- Register Memory Architecture e.g. Intel x86
- o One of the operands can be located in memory
- o Result can be directly written to memory

Types of data transfer instructions

- · Register to register
- Loading data
- Loading literals
- Storing data

Instructions to process data in the ALU

• Arithmetic: Addition, Subtraction, Multiplication, Division

- logic: NOT, AND, OR, XOR
- shift: Shift left/right. Fill with 0 or MSB
- rotate: Cyclic shift left/right: What drops out enters on the other side

APSR: Application Program Status Register

Flag	Meaning	Action	Operands
Negative	MSB=1	N=1	signed
Zero	Result=0	Z=1	signed, unsigned
Carry	Carry	C=1	unsigned
Overflow	Overflow	V=1	signed

Arithmetic Instructions

Mnemonic	Instruction	Function		
ADD / ADDS	Addition	A+B		
ADCS	Addition with carry	A+B+c		
ADR	Address to Register	PC+A		
SUB / SUBS	Subtraction	А-В		
SBCS	Subtraction with carry (borrow)	A-B-NOT(c)		
RSBS	Reverse Subtract	(negative)-1•A		
MULS	Multiplication	A∙B		

$-b_3 \cdot 2^3 + b_2 \cdot 2^2 + b_1 \cdot 2^1 + b_0 \cdot 2^0$ 0000 0 0001 unsigned $+b_3 \cdot 2^3 + b_2 \cdot 2^2 + b_1 \cdot 2^1 + b_0 \cdot 2^0$ 0010 0011 3 1 unsigned 0100 4 0000 0001 0101 5 0110 6 0111 1000 1001 9 0100 10 1010 1011 11 1100 12 13 1101 1110 14 1111 15

2' Complement

$$a - a = 0 \leftrightarrow a + \mathcal{OC}(a) + 1 = 0 \Longrightarrow -a = \mathcal{OC}(a) + 1$$
$$= TC(a)$$

OC: 1' complement, TC: 2' complement

OC(a) is the bit-wise inverse of a

Addition

- Unsigned
- o C=1 indicates carry
- V irrelevant
- o Addition of 2 big numbers can yield a small result
- Signed
- V=1 indicates overflow
- o possible with same "sign"
- C irrelevant

Subtraction

- There is no subtraction! Use addition of 2' complement instead
- unsigned
- o Use 2' complement as well
- o Example 4-Bit unsigned: 12 3 = 9
- Attention
- $C = 1 \rightarrow NO \text{ borrow}$
- $C = 0 \rightarrow borrow$
- o Borrow
- operation yields negative result → cannot be represented in unsigned
- in multi-word operations, missing digits are borrowed from more significant word
- V irrelevant
- Subtraction from a small number can yield a big result
- Signed

0

-4

- V=1 indicates overflow or underflow
- o Possible with opposite signs
- NOT possible when operands have same sign
- o Cirrelevant

O CITTCIC	vanic	
Bezeichnung	Beschreibung	Zwischenergebnis
1. Preprocessor	Verarbeitung der Preprocessor Statements (#define, #include,) mittels Textprocessing: Ersetzen und ergänzen von Inhalten	Textfile mit modifiziertem C Sourcecode
2. Compiler	Übersetzung von C Sourcecode in Assembler- befehle	Textfile mit Assemblercode
3. Assembler	Übersetzt Assemblercode in Maschinenbefehle	Binäres Objectfile mit Ma- schinenbefehlen
4. Linker	Fügt mehrere Objectfiles zu einem ausführbaren Objectfile zusammen und löst die entsprechen- den Referenzen zwischen den einzelnen Ob- jectfiles auf.	Bināres, ausführbares Object- file

Interpretation of carry / borrow flags in addition / subtraction

- unsigned Interpretation
- o Program must check carry flag (C) after operation
- C=1 for Addition C=0 for Subtraction
- Result cannot be represented (not enough digits / no negative numbers)
- Full turn on number circle must be added or subtracted → odometer effect
- o Overflow flag (V) irrelevant
- signed Interpretation
- o Program must check overflow flag (V) after operation
- V=1 means
- Not enough digits available to represent the result
- Full turn on number circle must be added or subtracted → odometer effect
- o Carry flag (C) irrelevant

Multiplication

- · Result requires twice as many binary digits
- Signed and unsigned multiplication are different

0101	*	0011
		0011
	(0000
	00	011
(000	00
00	000	1111

unsigned	
0101 * 1101	
00001101	ion
00000000	ens
00001101	ext
00000000	임능
00001000001	N



C operations with unsigned and signed operators

If one of the operands is unsigned, C performs an implicit cast for the signed values to unsigned

Example n = 32: signed \in [-2'147'483'648, 2'147'483'647]

Can lead to strange results (red lines)

Expression	Туре	Evaluation
0 == 0U	unsigned	1
-1 < 0	signed	1
-1 < 0 <i>U</i>	unsigned	0


2'147'483'647 > -2'147'483'647 - 1	signed	1
2'147'483'647U > -2'147'483'647 - 1	unsigned	0
2'147'483'647 > (int)2'147'483'648U	signed	1
-1 > -2	signed	1
(unsigned) - 1 > -2	unsigned	1

Bit Manipulations (Cortex-M0)

- Clear bits, e.g. clear bits 5 and 1 in register R1
- o MOVS R2,#0x22;00100010b
- o BICS R1,R1,R2
- · Set bits, e.g. set bits 6 und 3 in register R1
- o MOVS R2,#0x48;01001000b
- ORRS R1,R1,R2
- Invert bits, e.g. invert bits 4, 3 and 2 in register R1
- MOVS R2,#0x1C;00011100b
- EORS R1,R1,R2

Shift / Rotate Instructions

Note: rotate left does not exist




Multiplication with Constants using LSLS and ADDS

Example: Multiplication with 13


- Constant shown as power of 2: 13 = 8 + 4 + 1
- R0 = 13 R1 \rightarrow R0 = (1 + 4 + 8) R1 = R1 + 4 R1 + 8 R1 MOVS R0, R1 ; R0 = R1 LSLS R1, R1, #2 ; 4 • R1 ADDS R0, R0, R1 ; R0 = R0 + 4 • R1 LSLS R1, R1, #1 ; 2 • R1 -> 8 • R1 ADDS R0, R0, R1 ; R0 = R0 + 8 • R1

Branch Instructions Properties

- typ
- o **unconditional**: branch always
- o conditional: branch only if condition is met
- · address of target
- o **relative**: target address relative to PC
- o **absolute**: absolute target address
- · address hand-over
- direct: target address part of instruction
- o indirect: target address in register




if – then – else






CTIT1 Spick

Do-While Loops




While Loops



Switch Statements

Jump Table



NR CASES

EQU


Subroutine / Procedures / Functions / Methods

- Sequence of instructions to solve a subtask
- Called by "name"
- Interface and functionality known
- Internal design and implementation are hidden → information hiding
- Can be called from miscellaneous places in the program
- Terms used by ARM
- Routine, subroutine
- A fragment of program to which control can be transferred that, on completing its task, returns control to its caller at an instruction following the call. Routine is used for clarity where there are nested calls: a routine is the caller and a subroutine is the callee.
- Procedure 0
- A routine that returns no result value.
- Function 0
- A routine that returns a result value.


Stack

- Methods: PUSH() and POP()
- Data
- pushed (written) on top of the stack 0
- popped (fetched, read) from the top of the stack → LIFO 0
- Stack Area (Section): Continuous area of RAM
- Stack Pointer SP: R13 → points to last written
- PUSH { ... }: Decrement SP and store word(s)
- POP { ... }: Read word(s) and increment SP
- Direction on ARM: "grows" from higher towards lower addresses → full-descending stack
- Alignment: Stack operations are word-aligned
- Processor fetches initial value of SP (Stack-base) at reset (from address 0x0000'0000)
- Stack-base is right above the stack area (SP is decremented before writing the first word)


Example: PUSH {R0}



Example: POP (RO)



Nested Subroutines



Clear bits, e.g. clear bits 5 and 1 in register R1

MOVS R2,#0x22 :00100010b BICS R1,R1,R2

Set bits, e.g. set bits 6 und 3 in register R1

MOVS R2.#0x48 :01001000b ORRS R1,R1,R2

Invert bits, e.g. invert bits 4, 3 and 2 in register R1

R2.#0x1C :00011100b MOVS EORS R1,R1,R2

Assembler Directives

- · Assembler Directives
- PROC / ENDP
- o FUNCTION / ENDFUNC
- Mark start and end of a procedure / function
- Used by debugger (tool)
- Buttons "step over" and "step out"
- Structure code for reader

subrExample	PROC PUSH	{,LR}	
	POP ENDP	{,PC}	

ABI – Application Binary Interface

- Specification to which independently produced relocatable object files must conform to be statically linkable and executable
- Function calls
- Parameter passing
- o In which binary format should information be passed

Parameter Passing

- · Where?
 - Register: Caller and Callee use the same register
 - Global variables: Shared variables in data area (section)
- Stack
- Caller → PUSH parameter on stack
- Callee → access parameter through LDR
 <Rt>,[SP,#<imm>]
- How?
- o pass by value: Handover the value
- Values in agreed registers,
- Efficient and simple
- Limited number of registers
- o pass by reference: Handover the address to a value
- Pass reference (= address) of data structure in register
- Allows passing of larger structures
- Passing through Global Variables (don't do this!)

- Shared variables in data area
- High Overhead in Caller and Callee to access the variable
- Error-prone, unmaintainable

ARM Procedure Call Standard

Register	Synonym	Role	
r0	a1	Argument / result / scratch register 1]
r1	a2	Argument / result / scratch register 2	Register contents
r2	a3	Argument / scratch register 3	might be modified by callee
r3	a4	Argument / scratch register 4	by callee
r4	v1	Variable register 1]
r5	v2	Variable register 2	
r6	v3	Variable register 3	Callee must
r7	v4	Variable register 4	preserve contents
r8	v5	Variable register 5	of these registers
r9	v6	Variable register 6	(Callee saved)
r10	v7	Variable register 7	
r11	v8	Variable register 8	
r12	IP	Intra-Procedure-call scratch register ¹⁾	
r13	SP		
r14	LR		
r15	PC		

- Scratch Register
 - Used to hold an intermediate value during a calculation
 - Usually, such values are not named in the program source and have a limited lifetime
- Variable Register
- A register used to hold the value of a variable, usually one local to a routine, and often named in the source code.
- Cortex-M0 registers R8 R11 (v5 v8) are often unused (as they are accessible only by few instructions)
- Argument, Parameter
- Used interchangeably
- Formal parameter of a subroutine
- Parameters
- Caller copies arguments to R0 to R3
- o Caller copies additional parameters to stack
- Returning fundamental data types
- Smaller than word: zero or sign extend to word; return in RO
- Word: return in R0
- Double-word: return in R0 / R1
- 128-bit: return in R0 R3


- Returning composite data types (structs, arrays, ...)
 - O Up to 4 bytes: return in R0
 - Larger than 4 bytes: stored in data area; address passed as extra argument at function call

Subroutine Call – Caller Side


- 1. Subroutine call
 - a. PUSH RO R3
 - b. Copy parameters to R0 R3
 - Copy parameters exceeding R0 R3 on stack
- d. Call Callee
- 2. On return from subroutine
- a. POP R0 R3
- b. Get return values from R0 R3

Subroutine Structure – Callee Side

- 1. Prolog Entry of subroutine
 - a. Save callee saved register contents to stack
- b. Allocate stack space for local variables
- c. Copy input parameters to scratch/variable registers
- 2. Epilog Before returning to caller
 - a. Restore callee saved registers from stack
- b. Release stack space for local variables
- c. Store result in R0 R3Stack Frame



Functions - Stack Frame Example C - Assembler



Calling Assembly Subroutines from C

```
extern void strcopy(char *d, const char *s);
int main (void)
 const char *srcstr = "First string ";
 char dststr[] = "Second string";
  strcopy(dststr,srcstr);
 return (0);
           PRESERVES.
           AREA SCopy, CODE, READONLY
           EXPORT strcopy
           ; R0 points to destination string
           ; R1 points to source string
                            ; Load byte and update address
strcopy
          LDRB R2, [R1]
           ADDS R1, R1, #1
                             ; Store byte and update address
           STRB R2, [R0]
           ADDS RO, RO, #1
          CMP R2, #0
                             ; Check for null terminator
           BNE strcopy
                             ; Keep going if not
                             ; Return
           BX T.R
END
```

Polling

- Synchronous with main program
- Advantages
- Simple and straightforward
- Implicit synchronization
- Deterministic
- o No additional interrupt logic required
- Disadvantages

- Busy wait → wastes CPU time
- Reduced throughput
- Long reaction times

Interrupt-Driven I/O

- Main program
- Initializes peripherals
- Afterwards it executes other tasks
- Peripherals signal when they require software attention (phone call analogy)
- Events interrupt program execution
- Advantage
 - No busy wait → better use of CPU time
- Short reaction times
- Disadvantages
- No synchronization (between main program and ISRs)
- Difficult debugging

Interrupt-System Cortex-M3/M4

- Nested Vectored Interrupt Controller (NVIC)
- Many sources can trigger exception with high level signal, e.g. IRQx
- o Forwards respective exception number to CPU
- CPI
- Calculates vector table address based on exception number
- Uses address to read vector from memory
- Stores context on stack
- Loads vector into PC (Causes branch to ISR)

Initialization of Interrupt IRQO Handler example

```
AREA SOURCE_CODE, CODE, READONLY
PUSH { ... }

... ; interrupt service

POP { ... }
BX LR
```

Storing the Context

- Interrupt event can take place at any time:
- o E.g. between TST and BEQ instructions
- ISR Call

- Stores xPSR, PC, LR, R12, R0 R3 on stack
- Program Status Registers (PSRs)
- APSR Application Program Status Register
- IPSR Interrupt Program Status Register
- EPSR Execution Program Status Register
- Stores EXC RETURN1) to LR
- ISR Return
- Use BX LR or POP {..., PC}2)
- Loading EXC_RETURN1) into PC (restores R0 R3, R12, LR, PC and xPSR from stack)

Exception states

- Inactive: Exception is not active and not pending
- Pending: Exception is waiting to be serviced by CPU (E.g. an interrupt event occurred (IRQn = 1) but interrupts are disabled (PRIMASK))
- Active: Exception is being serviced by the CPU but has not completed
- Active and pending: Exception is being serviced by the CPU and there is a pending exception from the same source

NVIC Registers

- Interrupt Pending Registers
- $\ \, \circ \quad \text{Trigger hardware interrupt by software} \rightarrow \text{set pending} \\ \text{bit} \\$
- Cancel a pending interrupt → clear pending bit
- Interrupt Active Status Registers
- Read-only
- o Corresponding bit is set when ISR starts
- Corresponding bit is cleared when interrupt return is executed
- Interrupt Enable Registers
- Individual masking of interrupt sources
- IEn cleared pending bit not forwarded
- IEn set interrupt enabled
- Priority Level Registers
- o The lower a priority level, the greater the priority
- 4-bit priority level 0x0 0xF


CTIT1 Spick

Nested Exceptions: Preemption

- Service routine A temporarily interrupts service routine B
- Assigned priority level for each exception
- o Levels define whether A can preempt B
- Fixed priorities
- Reset (-3), NMI (-2), hard fault (-1)
- All other priorities are programmable

von Neumann Architecture

- instructions and data are stored in the same memory
- datapath executes arithmetic and logic operations and holds intermediate results
- control unit reads and interprets instructions and controls their execution



Harvard Architecture

- Separate memories for program and data
- Two sets of address/data buses between CPU and memory



Instructions per second (IPS)

- Without pipelining: *IPS* = instruction delay
- With pipelining: $IPS = \frac{1}{\max stage \ delay}$
- Pipeline needs to be filled first
- After filling, instructions are executed after every stage

Memory Allocation in Assembly

- Directives for initialized data

 - Can be located in DATA or CODE area



Directives for uninitialized data

- SPACE or % with number of bytes to be reserved

AREA example2, DATA, READWRITE data1 SPACE 256


CISC vs. RISC

Complex Instruction Set Computer (CISC)	Reduced Instruction Set Computer (RISC)
Traditional memory access	Load-store architecture
Complex addressing	Only simple addressing
High code density	More lines of code
Most compilers support only sub set of instructions: Powerful instructions are often not used at all	Reduced instruction set: Requires less hardware, allows higher clock rates and use Silicon area for more registers
Often require manual optimization of assembly code for embedded systems	Allow effective compiler optimization with limited, generic instructions
Program needs to wait for external memory	Program works on registers at fullspeed


Pipelining Principle

- Advantages
- All stages are set to the same execution time
- Massive performance gain
- Simpler hardware at each stage allows for a higher clock rate
- General
- Number of execution stages is design decision
- Typically: 2 12 Stages

Sequential execution



Pipelined execution



DCD vs. EQU loading:

```
Rx, mylita
                 ;DCD value of mylita !use next one
LDR Rx,=mylita ; DCD address of mylita
```

LDR Rx, = CONST A ; EQU MOVS Rx, #CONST A

Test if IRQ3 is active

```
ACTIVEO EQU 0xE000E300
                                  LDR RO. =ACTIVEO
LDR R0, =PL_REG_IRQ3
                                  MOVS R1, #0x08
                                  LDR R2, [R0]
                                  TST R1, R2
                                  BEO ...
```

Delete Pending IRQ3

LDR RO. =CLRENAO

LDR RO. =SETENAO

STR R1, [R0]

MOVS R1, #0x08 STR R1, [R0]

Code Example Interrupts

RNF next

next

LSLS R2,#8

MOVS R1. #0x50 STRB R1, [R0]

PL_IRQ3 EQU 0xE000E403

```
CLRPENDO EQU 0xE000E280
; -- Constants -----
                   AREA myCode, CODE, READONLY
                                                                   LDR R0,=CLRPEND
                                                                   MOVS R1,#0x08
STR R1,[R0]
                   THUMB
REG GPIOA IDR
                   EQU 0x40020010
                                                             Trigger IRQ3 by Software
REG CT LEDL
                   EQU 0x60000100
                                                              TPENDO EOU 0xE000E200
REG CT LEDH
                   EQU 0x60000102
REG_CT_7SEG
                   EQU 0x60000114
                   EQU 0xe000e100
REG_SETENA0
                                                                   STR R1, [R0]
PATTERN CW
                   EQU 0x00ff
PATTERN CCW
                   EQU 0xff00
                                                              Disable IRQ3
                                                               CLRENAO EOU 0xE000E180
main
     PROC
       EXPORT main
       BL
            init_analog
       BL
            init_control
            init measurement
                                                              Enable IRQ3
            ; Configure NVIC (enable interrupt channel)
                                                               SETENAO EQU 0xE000E100
            R0,=REG SETENA0 ; load addr for enabeling IRQs
       MOVS R1,#0x80
                              ; prepare part 1 of mask
                              ; shift to get 0x08000000
       ISIS R1.#21
       ADDS R1,#0x40
                              ; R1 = 0 \times 08000040
           R1,[R0]
                              ; enable IRQ6
            ; Initialize variables
                              ; load address of direction
            R0,=direction
                              ; R1 = default value
       MOVS R1,#0
       STRH R1,[R0]
                              ; set default direction
       LDR
             R0,=counter
                              ; load address of counter
       STRH
            R1,[R0]
                              ; set default counter
       LDR
            R0,=speed
                              ; load address of speed
       STRH R1,[R0]
                              ; set default speed
            do_analog
                              ; Read + output motor control
            do input
                              ; Check DIPSW and react
            ; Display speed and direction
       LDR
            R0,=direction
                              ; load address of direction
       LDRH
             R0,[R0]
                              ; read current direction
       LDR
             R1,=REG CT LEDL ; load address of LEDs
       STRH
             R0,[R1]
                              ; write direction to LEDs
       LDR
             R0,=speed
                              ; load address of speed
       LDRH
             R0,[R0]
                              ; read current speed
       LDR
             R1,=REG_CT_7SEG ; load address of SEG7 display
       STRH R0,[R1]
                              ; write speed to SEG7 display
       В
             loop
       ENDP
; Handler for EXTIO interrupt ------
EXTI0 IRQHandler
                 PROC
       EXPORT EXTIO IRQHandler ; export routine
       PUSH {LR}
                                ; push LR
       LDR
             R0,=REG GPIOA IDR
                                ; load addr of GPIO register
       LDRB
             R0,[R0]
                                ; read GPIO bits
       MOVS
             R1,#0x08
                                ; mask for bit nr 3
             R2,#0xff
                                ; R2 = singal for 8 full LEDs
       MOVS
       ANDS R0, R0, R1
                                ; maks GPIO bits
       CMP
             R0.R1
                                ; compare R0 with R1
```

; leftshift R2 -> R2 = 0xff00

```
LDR R0,=direction
                            ; get address of direction
       STRH R2,[R0]
                            ; store current direction in
       LDR
           R0,=counter
                            ; get address of counter
       LDRH R1,[R0]
                            ; load current counter
       ADDS R1,R1,#1
                            ; increment current counter
                            ; store new counter
       STRH R1,[R0]
           clear IRQ EXTI0
                            ; clear active flag
       POP
            {PC}
                            ; return
       ENDP
; Handler for TIM2 interrupt -----
TIM2 IROHandler PROC
       EXPORT TIM2 IRQHandler ; export routine
       PUSH {LR}
                            ; push LR
       LDR R0,=counter
                            ; load address of counter
       LDR R1,=speed
                           ; load address of speed
       LDRH R2,[R0]
                           ; read current counter
       STRH R2, [R1]
                            ; save current counter as speed
       MOVS R2,#0
                            : reset R2
       STRH R2,[R0]
                            ; reser counter
       BL
            clear_IRQ_TIM2
                           ; clear active flag
       POP
            {PC}
                            ; return
       ENDP
       ALIGN
; -- Variables -----
              AREA myVars, DATA, READWRITE
direction
              SPACE 2 ; space for halfword for direction
              SPACE 2 ; space for halfword for counter
counter
speed
              SPACE 2 ; space for halfword for speed
; -- End of file ------
       END
```

Musterlösung Prüfung 1

Aufgabe 1

Im Register R1 steht ein Wert. Schreiben Sie ein Code Fragment in Assembler, welches (ohne andere Bits zu verändern) die folgenden Operationen auf R1 durchführt:

```
a) Bits 5 und 2 setzen
          MOVS
                   R2.#0x24
          ORRS
                   R1,R1,R2
```

b)

c) Bits 6 und 4 invertieren

MOVS

EORS

R2,#50

R1,R1,R2

b) Bits 6 und 3 löschen		
	MOVS	R2,#0x48
	BICS	R1,R1,R2
oder		
	MOVS	R2,#0B7
	ANDS	R1,R1,R2

Aufgabe 2

Ein Assemblerprogramm verwendet folgende Speicherbereiche: CODE Beginn bei Adresse 0x08001000, Länge 1024 Bytes DATA Beginn bei Adresse 0x20030400, Länge 512 Bytes STACK Beginn lückenlos bei nächster Adresse nach DATA, Länge 256 Bytes

Zeichnen Sie die Bereiche in der gegebenen Memory Map ein. Beschriften Sie jeweils die tiefste und die höchste physikalische Adresse jedes Bereiches.

0x2003FFFF

0x200306FF	STACK
0x20030600	256 Bytes
0x200305FF	DATA
0x20030400	512 Bytes
0x080013FF	CODE
0x08001000	1024 Bytes

0x08000000

Aufgabe 6

Für Berechnungen wurden für die folgenden unsigned Variablen Speicherplatz reserviert:

DATA Zahl1 DCB? Zahl2 DCB?

Codieren Sie die folgenden Ausdrücke in Assembler möglichst effektiv:

a) Zahl1 = Zahl1 Zahl2 (3 Punkte) LDR R7,=Zahl1

	,
LDRB	R1,[R7]
LDR	R2,=Zahl2
LDRB	R2,[R2]
SUBS	R1.R1.R2

: Alternativ : SUBS R1.R2

STRB R1,[R7]

b) Zahl1 = Zahl1 + 42 (2 Punkte)

LDR	R7,=Zahl1
LDRB	R1,[R7]
ADDS	R1,#42
STRB	R1,[R7]

Aufgabe 8

In den Registern R2, R3 und R4 stehen vorzeichenlose 32 Bit Zahlen. Schreiben Sie ein ARM Assemblerfragment, welches die drei Zahlen addiert. Das 64 Bit breite Resultat soll in den Registern R1:R0 liegen.

MOVS	R1,#0
MOVS	R5,#0
ADDS	R0,R2,R3
ADCS	R1,R5
ADDS	R0,R0,R4
ADCS	R1,R5

Aufgabe 9

Betrachten Sie die folgende Assemblersequenz. Welcher Wert (Hexadezimal) steht nach der Ausführung der letzten Instruktion in den Registern R1 und R2?

,	
MOV	R1,#0xC4
MOV	R2,R1
MVN	R1,R1
RSBS	R2,R2,#0

R1 = 3Bh; binär 1100'0100 -> 0011'1011 = 3B R2 = 3Ch; NOT AL+1 (Zweierkomplement)

Musterlösung Prüfung 2

Aufgabe 1

Für die Vorzeichenbehafteten 8-bit-Werte RO, R1 und R2 sollen gleichnamige Register verwendet werden. R1 und R2 enthalten bereits die Daten.

a) Codieren Sie den folgenden Code in Assembler:

```
if (R1 < R2) \{R0 = R1;\} else \{R0 = R2;\}
          CMP
                      R1,R2
          BGE
                      else
then
          MOV
                      R0.R1
          В
                      endif
```

else

MOV R0.R2

endif

b) Was müssen Sie ändern, wenn unsigned statt signed verwendet wird?

> BHS then ;unsigned higher or same

c) Welche Flags warden in a) verwendet, welche in b)? BLT: N!=V; BLO: C==0

Aufgabe 2

Es seien zwei Variablen wie folgt deklariert:

int32_t i,count;

Implementieren Sie folgenden for-Schleife in Assembler:

for (i=0;i<10;i++) {count++;}

Nehmen Sie an, dass i vereits in RO liegt und count in R1. Beide sind signed.

	В	testCond
loopStart	ADDS	R1,#1
	ADDS	RO,#1
testCond	CMP	R0,#10
	BLT	loopStart

Aufgabe 4

Schreiben Sie die folgenden Assemblerfragmente:

a) Falls der signed Wert im Register R1 grösser als 37d ist, so soll das Register R1 auf den Wert 20d gesetzt werden. Andernfalls soll es den bestehenden Wert behalten.

CMP	R1,#37
BLE	endcmp
MOV	R1.20d

endcmp

b) Falls Bit 3 im Register R1 gesetzt ist (=1), soll der Inhalt des Registers R0 um eins nach links verschoben werden. Andernfalls soll nichts geschehen. Alle anderen Register sollen nicht verändert werden.

MOVS	R2,#0x08
TST	R1,R2
BNE	endtest
1515	RO #1

endtest

Aufgabe 5

Gegeben ist der folgende C Code:

unit8_t ucx = 155; int8 t cx = (int8 t) ucx;

Als welche Dezimalzahl wird der Inhalt der Variable cx nach dem Cast interpretiert?

-101d

Aufgabe 6

Gegeben sind die beiden folgenden Halfword-Tabellen

TABLELENGTH EUQ 32

AREA MyAsmVar, DATA, READWRITE

srcTable SPACE TABLELENGTH destTable SPACE TABLELENGTH

Schreiben Sie ein Assemblerfragment, welches in einer Schleife alle Werte aus der Tabelle srcTable liest, verdoppelt und an der gleichen Position in destTable abspeichert.

	MOVS	R0,#0
	LDR	R7,=srcTable
	LDR	R6,=destTable
loop	LDRH	R2,[R7,R0]
	LSLS	R2,R2,#1
	STRH	R2,[R6,R0]
	ADDS	R0,#2
	CMP	RO,TABLELENGTH
	BNF	loon

Aufgabe 7

Die Register R1, R7 und R0 enthalten die folgenden Datenwerte:

R1: 0x23B107A4 R7: 0x200048D0 R0: 0x0000000C

Nun wird folgender Befehl ausgeführt:

STR R1,[R7,R0]

Geben Sie an, auf welcher Speicheradresse, welcher Datenwert abgelegt wird:

Speicheradresse	Datenwert
0x200048DF	0x23
0x200048DE	0xB1
0x200048DD	0x07
0x200048DC	0xA4

AND gate				
Input A	Input B	Output		
0	0	0		
1	0	0		
0	1	0		
- 1	- 1	- 1		

NAND gate			
Input A	Input B	Output	
0	0	1	
1	0	1	
0	1	1	
1.	1.	0	

EX-OR cate

OR gate			
Input A	Input B	Output	
0	0	0	
1	0	1	
0	1	1	
1	1	1.	

NOR gate			
Input A	Input B	Output	
0	0	1	
1	0	0	
0	1	0	
1.	1.	0	

NOD ---

Ex-Ort gate			
Input B	Outpu		
0	0		
0	1		
1	1		
1.	0		
	Input B 0 0 1		

EX-NOR gate		
Input A	Input B	Output
0	0	1
1	0	0
0	1	0
1.	1	1.

Aufgabe 9

0x2000'01F0

Zu Beginn des folgenden Programmes steht der Stackpointer SP auf 0x20000200 (entspricht SP0). Bestimmen Sie zum angegeben Zeitpunkt den Inhalt des Stacks. Geben Sie dabei den Bytewert für jede einzelne Adresse an. Notieren Sie rechts daneben den Stackpointer mit dem Index aus dem Kommentar (SP3-SP4). Niteren Sie ganz rechts, um welchen Inhalt es sich handelt

LDR	R0,=0x1	2341111	
LDR	R1,=0x0	00121001	
PUSH	{R0,R1}		;SP1
MOV	R2,SP		
SUB	SP,SP,#4	4	;SP2
PUSH	{R2}		;SP3
LDR	R3,=0x0	1020304	
STR	R3,[Sp,#	/ 4]	
POP	{SP}		
	Byte	SP	Inhalt
200	_	SP0	
1FF	00		
1FE	12		
1FD	10		R1
1FC	01		
1FB	12		
1FA	34		
1F9	11		R0
1F8	11	SP1/SP4	
1F7	01		
1F6	02		
1F5	03		R3
1F4	04	SP2	
1F3	20		
1F2	00		
1F1	01		R2/SP1
	LDR PUSH MOV SUB PUSH LDR STR	LDR R1,=0xC PUSH {R0,R1} MOV R2,SP SUB SP,SP,# PUSH {R2} LDR R3,=0xC STR R3,[Sp,# POP {SP} Byte 200 1FF 00 1FE 12 1FD 10 1FC 01 1FB 12 1FA 34 1F9 11 1F8 11 1F7 01 1F6 02 1F5 03 1F4 04 1F3 20 1F2 00	LDR R1,=0x00121001 PUSH {R0,R1} MOV R2,SP SUB SP,SP,#4 PUSH {R2} LDR R3,=0x01020304 STR R3,[Sp,#4] POP {SP} Byte SP 200 SP0 1FF 00 1FE 12 1FD 10 1FC 01 1FB 12 1FA 34 1F9 11 1F8 11 SP1/SP4 1F7 01 1F6 02 1F5 03 1F4 04 SP2 1F3 20 1F2 00

F8

SP3

CTIT1 Spick

Inhalt

A computer system is a device that	
Hardware Components	. 1
From C to executable: example with gcc (The GNU Compiler	
Collection)	. 1
Host and Target	. 1
Benefits of knowing Assembler	
Combinational Logic	. 1
Functions / symbols set	. 1
Multiplexer	. 2
1-Bit Full-Adder	. 2
4-Bit Adder	. 2
Sequential Logic	. 2
Period T vs. frequency f	. 2
D-Flip-Flop	. 2
Counter	. 2
(Parallel) register	. 2
Shift Register	. 2
Applications Shift Registers	. 3
Moore machine	
CPU Model	. 3
Program Execution Sequence	. 3
Instruction Types	. 3
Integer Types	. 3
Little / big endian	. 3
Alignment	
Object File Sections	
Load/Store vs. Register Memory	. 4
Types of data transfer instructions	. 4
Instructions to process data in the ALU	. 4
APSR: Application Program Status Register	. 4
Arithmetic Instructions	
Negative Numbers	
2' Complement	. 4
Addition	. 4
Subtraction	
Interpretation of carry / borrow flags in addition / subtraction.	. 5
Multiplication	. 5
C operations with unsigned and signed operators	
Bit Manipulations (Cortex-M0)	
Shift / Rotate Instructions	
Multiplication with Constants using LSLS and ADDS	. 5

Branch Instructions Properties	5
f – then – else	5
Do-While Loops	6
While Loops	6
Switch Statements	6
Subroutine / Procedures / Functions / Methods	6
Stack	
Example: PUSH {R0}	6
Example: POP {R0}	6
Nested Subroutines	6
Assembler Directives	7
ABI – Application Binary Interface	7
Parameter Passing	7
ARM Procedure Call Standard	7
Subroutine Call – Caller Side	7
Subroutine Structure – Callee Side	7
Functions - Stack Frame Example C – Assembler	8
Calling Assembly Subroutines from C	8
Polling	8
nterrupt-Driven I/O	8
nterrupt-System Cortex-M3/M4	8
nitialization of Interrupt IRQ0_Handler example	8
Storing the Context	8
Exception states	
NVIC Registers	8
Nested Exceptions: Preemption	9
von Neumann Architecture	
Harvard Architecture	
nstructions per second (IPS)	
CISC vs. RISC	
Pipelining Principle	9
Code Example Interrupts	
Musterlösung Prüfung 11	
Musterlösung Prüfung 21	.0

AGBs:


Durch die Verwendung dieses Dokuments erkläre ich (Verwender dieses Dokuments) mich damit einverstanden, Kay ein Bierchen zu spendieren.


Disclaimer:

Alle Angaben (ausgenommen die AGBs) sind ohne Gewähr.

Multi-Word Addition ADCS

 Example: Addition of two 96-bit Operands







Multi-Word Subtraction SBCS

 Example: Subtraction of two 96-bit Operands







Gegeben sind die beiden folgenden Halfword-Tabellen

TABLELENGTH EQU 32

AREA MYASMVAR, DATA, READWRITE

SICTABLE SPACE TABLELENGTH

destTable SPACE TABLELENGTH

Schreiben Sie ein Assemblerfragment, welches in einer Schleife alle Werte aus der Tabelle srcTable liest, verdoppelt und an der gleichen Position in destTable abspeichert.

MOVS RO.#0

LDR R7.=srcTable

LDR R6.=destTable

LORH R2.(R7.R0)

LSLS R2.R2.#1

STRH R2.(R6.R0)

ADDS R0.#2

CMP R0.TABLELENGTH

BNE LOOP