

# 1. Description

# 1.1. Project

Project Name	ManipulatorProgram
Board Name	STM32F411E-DISCO
Generated with:	STM32CubeMX 6.2.1
Date	06/07/2021


### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F411
MCU name	STM32F411VETx
MCU Package	LQFP100
MCU Pin number	100

# 1.3. Core(s) information

Core(s)	Arm Cortex-M4

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP100	(function after reset)		Function(s)	
1	PE2 *	I/O	GPIO_Input	DATA_Ready [LSM303DLHC_DRDY]
2	PE3 *	I/O	GPIO_Output	CS_I2C/SPI [L3GD20_CS_I2C/SPI]
3	PE4	I/O	GPIO_EXTI4	INT1 [LSM303DLHC_INT1]
4	PE5	I/O	GPIO_EXTI5	INT2 [LSM303DLHC_INT2]
6	VBAT	Power		
8	PC14-OSC32_IN	I/O	RCC_OSC32_IN	PC14-OSC32_IN
9	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	PC15-OSC32_OUT
10	VSS	Power		
11	VDD	Power		
12	PH0 - OSC_IN	I/O	RCC_OSC_IN	PH0-OSC_IN
13	PH1 - OSC_OUT	I/O	RCC_OSC_OUT	PH1-OSC_OUT
14	NRST	Reset		
15	PC0 *	I/O	GPIO_Output	OTG_FS_PowerSwitchOn
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	GPIO_EXTI0	
24	PA1	I/O	TIM2_CH2	
25	PA2	I/O	USART2_TX	
26	PA3	I/O	USART2_RX	
27	VSS	Power		
28	VDD	Power		
30	PA5	I/O	TIM2_CH1	
31	PA6	I/O	TIM3_CH1	
32	PA7	I/O	ADC1_IN7	
35	PB0	I/O	ADC1_IN8	
36	PB1	I/O	ADC1_IN9	
40	PE9	I/O	TIM1_CH1	
42	PE11	I/O	TIM1_CH2	
47	PB10 *	I/O	GPIO_Analog	D3
48	VCAP1	Power		
49	VSS	Power		
50	VDD	Power		

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
51	PB12 *	I/O	GPIO_Output	SEN3
52	PB13 *	I/O	GPIO_Output	D2
53	PB14 *	I/O	GPIO_Output	SEN2
54	PB15 *	I/O	GPIO_Output	D1
55	PD8 *	I/O	GPIO_Output	
59	PD12	I/O	TIM4_CH1	
64	PC7	I/O	TIM3_CH2	
72	PA13	I/O	SYS_JTMS-SWDIO	SWDIO
73	VCAP2	Power		
74	VSS	Power		
75	VDD	Power		
76	PA14	I/O	SYS_JTCK-SWCLK	SWCLK
85	PD4 *	I/O	GPIO_Output	Audio_RST [CS43L22_RESET]
86	PD5 *	I/O	GPIO_Input	OTG_FS_OverCurrent
94	BOOT0	Boot		
98	PE1	I/O	GPIO_EXTI1	MEMS_INT2 [L3GD20_INT2]
99	VSS	Power		
100	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	ManipulatorProgram
Project Folder	C:\Users\lajk0\Desktop\Workspace140\ManipulatorProgram
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.2
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	Yes
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	No
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_TIM1_Init	TIM1
4	MX_TIM2_Init	TIM2
5	MX_TIM3_Init	TIM3
6	MX_TIM10_Init	TIM10
7	MX_TIM4_Init	TIM4
8	MX_USART2_UART_Init	USART2
9	MX_ADC1_Init	ADC1

ManipulatorProgram Project Configuration Report

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F411
мси	STM32F411VETx
Datasheet	DS10314_Rev6

### 6.2. Parameter Selection

Temperature	25
Vdd	1.7

### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


# 6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	1.7	1.7
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	SRAM	n/a
CPU Frequency	100 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator_LPLV Flash-
		PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	12.7 mA	9 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	125.0	0.0
Ta Max	104.07	105
Category	In DS Table	In DS Table

### 6.5. Results

Sequence Time	1 ms	Average Current	1.28 mA
Battery Life	3 months, 19	Average DMIPS	125.0 DMIPS
	days, 6 hours		

### 6.6. Chart



# 7. Peripherals and Middlewares Configuration

7.1. ADC1 mode: IN7 mode: IN8 mode: IN9

#### 7.1.1. Parameter Settings:

#### ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel 8 \*

Sampling Time 3 Cycles

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

#### 7.2. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

#### 7.2.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled

Data Cache	Enabled
Flash Latency(WS)	3 WS (4 CPU cycle)
RCC Parameters:	
HSI Calibration Value	16
TIM Prescaler Selection	Disabled
HSE Startup Timout Value (ms)	100
LSE Startup Timout Value (ms)	5000
Power Parameters:	
Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
7.3. SYS	
Debug: Serial Wire	
Timebase Source: SysTick	
7.4. TIM1	
	J.
Combined Channels: Encoder Mod	ae
7.4.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	4755 *
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1 and TI2 *
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	15 *
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct

Prescaler Division Ratio No division Input Filter 0

#### 7.5. TIM2

**Combined Channels: Encoder Mode** 

## 7.5.1. Parameter Settings:

7.5.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	4755 *
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1 and TI2 *
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	15 *
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division

15 \*

#### 7.6. TIM3

Input Filter

**Combined Channels: Encoder Mode** 

### 7.6.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 4755 \*

Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1 and TI2 *
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	15 *
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	15 *
7.7. TIM4	
Channel1: PWM Generation CH1	
7.7.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	999 *
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
PWM Generation Channel 1:	

Mode

Fast Mode

CH Polarity

Pulse (16 bits value)

Output compare preload

PWM mode 1

Enable

Disable

High

#### 7.8. TIM10

mode: Activated

#### 7.8.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)

Counter Mode

Counter Period (AutoReload Register - 16 bits value)

Internal Clock Division (CKD)

auto-reload preload

page \*

No Division

Disable

#### 7.9. USART2

#### **Mode: Asynchronous**

### 7.9.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples

<sup>\*</sup> User modified value

# 8. System Configuration

# 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA7	ADC1_IN7	Analog mode	No pull-up and no pull-down	n/a	
ADOT	PB0	ADC1_IN7	Analog mode	No pull-up and no pull-down	n/a	
	PB1	ADC1_IN0	Analog mode	No pull-up and no pull-down	n/a	
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	PC14-OSC32_IN
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	PC15-OSC32_OUT
	PH0 - OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	PH0-OSC_IN
	PH1 - OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	PH1-OSC_OUT
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	SWDIO
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	SWCLK
TIM1	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE11	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA1	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA5	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
GPIO	PE2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	DATA_Ready [LSM303DLHC_DRDY]
	PE3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CS_I2C/SPI [L3GD20_CS_I2C/SPI]
	PE4	GPIO_EXTI4	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	INT1 [LSM303DLHC_INT1]
	PE5	GPIO_EXTI5	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	INT2 [LSM303DLHC_INT2]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PC0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OTG_FS_PowerSwitchOn
	PA0-WKUP	GPIO_EXTI0	External Event Mode	No pull-up and no pull-down	n/a	
			with Rising edge			
			trigger detection *			
	PB10	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	D3
	PB12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	SEN3
	PB13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	D2
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	SEN2
	PB15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	D1
	PD8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Audio_RST [CS43L22_RESET]
	PD5	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	OTG_FS_OverCurrent
	PE1	GPIO_EXTI1	External Event Mode	No pull-up and no pull-down	n/a	MEMS_INT2 [L3GD20_INT2]
			with Rising edge			[L3GD20_IN12]
			trigger detection *			

# 8.2. DMA configuration

nothing configured in DMA service

# 8.3. NVIC configuration

# 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state		0	0
•	true	0	0
System service call via SWI instruction	true		-
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
TIM1 update interrupt and TIM10 global interrupt	true	0	0
USART2 global interrupt	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt		unused	
ADC1 global interrupt		unused	
TIM1 break interrupt and TIM9 global interrupt		unused	
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
FPU global interrupt	unused		

## 8.3.2. NVIC Code generation


Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
TIM1 update interrupt and TIM10 global interrupt	false	true	true
USART2 global interrupt	false	true	true

<sup>\*</sup> User modified value

# 9. System Views

- 9.1. Category view
- 9.1.1. Current



## 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00115249.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00119316.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00137034.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00156364.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application\_note/DM00144612.pdf Application note http://www.st.com/resource/en/application\_note/DM00213525.pdf http://www.st.com/resource/en/application\_note/DM00220769.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00257177.pdf http://www.st.com/resource/en/application note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00226326.pdf http://www.st.com/resource/en/application note/DM00236305.pdf Application note Application note http://www.st.com/resource/en/application note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note http://www.st.com/resource/en/application note/DM00325582.pdf Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf http://www.st.com/resource/en/application\_note/DM00395696.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application note/DM00536349.pdf Application note http://www.st.com/resource/en/application\_note/DM00725181.pdf