


EE2016 Microprocessor Theory & Lab Aug – Nov 2022

Lab Exp1: Booth's Multiplier Implementation in FPGA

Dr. R. Manivasakan, OCEAN Lab, IIT, Madras

Hardware for Addition & Subtraction




OF = Overflow bit

SW = Switch (select addition or subtraction)


Unsigned Binary Multiplication

- Digital Circuit of Conventional Shift
 & Add Multiplier
- Improved version
 - Use of accumulator reduces memory space required
 - Save time in computation of partial products
 - 1 --> multiplicand
 - 0 --> zero
- Only unsigned binary multiplication
- S
- S



Flow chart for unsigned binary multiplication

- Flow chart for unsigned binary multiplication
 - Only unsigned numbers
- Use of 2s compliment?
 - Problems
 - If both multiplicand and multiplier are negative
 - Either of them negative--> fails
- S



Booths Multiplier

A	Q	Q_{-1}	М	
0000	0011	0	0111	Initial values
1001	0011	0	0111	$A \leftarrow A - M$ First
1100	1001	1	0111	Shift \(\) cycle
1110	0100	1	0111	Shift } Second cycle
0101 0010	0100 1010	1	0111 0111	$A \leftarrow A + M$ Third Shift cycle
0001	0101	0	0111	Shift } Fourth cycle

