

Mup Assignment-1

Deepak Charan S ee23b022

August 2024

1 Introduction:

I am Deepak Charan S (Roll No: EE23B022) and this is my report for the first assignment of Microprocessor Lab, which I had done on 19/8/24.

2 Objective:

- To study the 4-bit serial-parallel multiplier and Booths algorithm for multiplication and To implement both of them in an FPGA platform.
- We had to also demonstrate its working by writing a test bench code to display the output in LEDs.
- To compare the performance of both the algorithms in terms of number of clock cycles, given the same set of multiplicand and multiplier.

3 Equipments/Software Required:

1. The EDGE Artix 7 board (pic put karo)
2. PC hosting the Xilinx Vivado 2022 Software and USB interfacing cable

4 Procedure:

4.1 Serial Parallel Multiplier

In this way, we fed one operand in parallel (multiplicand) while another serially (multiplier) and had an accumulator which stores the repeated additions.

For every bit that comes serially from the multiplier, we either just shift right (if bit is 0) or add multiplicand to accumulator value and shift right (if bit is 1)




Figure 1: Flowchart





Figure 2: Example

4.2 Booth's Multiplier

In this case, we store $-(\text{multiplicand})$ (2's complement of it), the previous bit accessed from multiplier and also an accumulator to store the repeated addition

Booths Multiplier

A	Q	Q ₋₁	M	
0000	0011	0	0111	Initial values
1001	0011	0	0111	A ← A - M
1100	1001	1	0111	Shift
1110	0100	1	0111	Shift
0101	0100	1	0111	A ← A + M
0010	1010	0	0111	Shift
0001	0101	0	0111	Shift



Since we perform addition for only a few cases ($Q_0, Q_1 = (10)/(01)$), we can greatly reduce the clock cycles needed to perform a multiplication. (Number of times we shift remains same as SP Multiplier).

5 Codes:

5.1 Serial-Parallel Multiplier

Module

```
module sp_multiplier(
    input reset, clk,
    input [3:0] A, B,
    output reg [7:0] out, // 8-bits output
    output Finish);

    wire Finish; //To denote end of multiplication
    reg [3:0] State; // state machine
    reg [8:0] ACC; // Accumulator

    // logic to create 2 phase clocking when starting
    assign Finish = (State==9) ? 1:0; // Finish Flag
    always@(posedge clk)
    begin
        if(reset)
        begin
            State <= 0;
            ACC <= 0;
            out <= 0;
        end
        else if (State==0)
        begin
            ACC[8:4] <= {1'b0,1'b0,1'b0,1'b0,1'b0}; // begin cycle
            ACC[3:0] <= A; // Load A (one of our inputs)
            State <= 1;
        end
        else if (State==1 || State == 3 || State == 5 || State == 7)
        begin // add/shift State
            if(ACC[0] == 1)
            begin // add multiplicand
                ACC[8:4] <= {1'b0,ACC[7:4]} + B;
                State <= State + 1;
            end
            else
            begin
                ACC <= {1'b0,ACC[8:1]}; // shift right
                State <= State + 2;
            end
        end
        else if(State==2 || State == 4 || State == 6 || State == 8)
        begin // shift State
            ACC <= {1'b0,ACC[8:1]}; // shift right
            State <= State + 1;
        end
        else if(State == 9)
        begin
            State <= 0;
            out <= ACC[8:0]; // loading data of accumulator in output
        end
    end
endmodule
```

Test Bench

```

1 timescale 1ns / 1ps
2
3 module tb_sp_multiplier();
4
5     // signals
6     reg reset,clk;
7     reg [3:0] A,B;
8     reg start;
9
10    // Outputs
11    wire [7:0] out;
12    wire Finish;
13
14    // device under test
15    sp_multiplier dut(reset, clk, A, B, out, Finish);
16
17    initial begin
18        clk=0;
19        reset = 1; // reset
20        start = 1;
21        #10 A = 5; B = 2;
22        // $dumpfile("test_circuit.vcd"); //Used this code to simulate waveform in gtkwave on personal computer
23        // $dumpvars(0,tb_sp_multiplier);
24        #10 reset=0;
25        #10 $monitor ("%b",out);
26        #100 reset = 0;
27        #10 start = 0; // start
28        $finish;
29    end
30
31    always // clock for simulation purposes
32    begin
33
34        #5 clk=~(clk);
35    end
36 endmodule

```

5.2 Booth's Multiplier

Module

```

1 module booths_multiplier(out, busy, mc, mp, clk, start);
2
3 //mc is the multiplicand & mp is the multiplier
4 output wire [7:0] out; // ouput 8 bits
5 output busy;
6 input [3:0] mc, mp; // input 4 bits
7 input clk, start;
8 reg [3:0] A, Q, M; // all registers are of 4 bits
9 reg Q_1;
10 reg [2:0] count;
11 wire [3:0] sum, difference;
12
13 always @(posedge clk)
14 begin
15     if (start)
16     begin
17         A <= 4'b0;
18         M <= mc;
19         Q <= mp;
20         Q_1 <= 0; // bit written to the left of lsb of number to be multiplied
21         count <= 3'b0;
22     end
23     else if(busy)
24     begin
25         case ({Q[0], Q_1})
26             2'b0_1 : {A, Q, Q_1} <= {sum[3], sum, Q};
27             2'b1_0 : {A, Q, Q_1} <= {difference[3], difference, Q};
28             default: {A, Q, Q_1} <= {A[3], A, Q};
29         endcase
30         count <= count + 1'b1;
31     end
32 end
33
34 alu adder(sum, A, M, 1'b0); // adder
35 alu subtractor(difference, A, (~M), 1'b1); //subtractor using 2's compliment
36 assign out = {A, Q}; // make it fill up the arguments
37 assign busy = (count < 4);
38 endmodule
39
40 // The following is an alu.It is an adder, but capable of subtraction:
41 // Subtraction means adding the two's complement-- a - b = a + (-b) = a + (inverted b + 1)
42 // The 1 will be coming in as cin (carry-in)
43 module alu(out, a, b, cin);
44     output [3:0] out;
45     input [3:0] a;
46     input [3:0] b;
47     input cin;
48     assign out = a + b + cin;
49 endmodule

```

Test Bench


```

1 timescale 1ns / 1ps
2
3
4 module tb_booths_multiplier();
5
6     // signals
7     reg clk;
8     reg [3:0] mc, mp;
9     reg start;
10
11     // Outputs
12     wire [7:0] out;
13     wire busy;
14
15     // device under test
16     booths_multiplier dut(out, busy, mc, mp, clk, start);
17
18     initial begin
19         $dumpfile("test_circuit.vcd"); //Used this code to simulate waveform in gtkwave on personal computer
20         $dumpvars(0, tb_booths_multiplier);
21         #40 mc = -3; mp = -2;
22         #10 start=1;
23         #10 start=0;
24         //10 $monitor ("%b, %b, %b", prod, mc, mp);
25
26         #10 $monitor ("%b", out);
27         #40 start = 1;
28         $finish;
29     end
30
31     initial
32     begin
33         clk <= 0;
34         forever #5 clk <= ~(clk);
35     end
36 endmodule


```

6 Waveforms:

SP Multiplier



Booth's Multiplier



7 Result:

- Analysing the waveforms, we see that SP multiplier took 7 cycles while Booth's took only 3; making it a far more superior algorithm to implement.
- Booth's can also perform multiplication on signed binary numbers, making it more versatile.
- In terms of contribution, I had taken upon the Booth's Algorithm part (writing verilog code, its testbench and generating its waveform)

8 References:

The Handouts and User Manual given in Moodle