Permalink
Browse files

Added libraries/xpage/xpage.lst! This too should have been done on th…

…e first commit.
  • Loading branch information...
1 parent c22c250 commit ba82b68d249517d5e6f7c3f03954dc589bf3f89f @DavidEGrayson DavidEGrayson committed Mar 2, 2011
Showing with 95 additions and 0 deletions.
  1. +95 −0 libraries/xpage/xpage.lst
View
@@ -0,0 +1,95 @@
+ 1 ;--------------------------------------------------------
+ 2 ; File Created by SDCC : free open source ANSI-C Compiler
+ 3 ; Version 3.0.0 #6037 (Oct 31 2010) (MINGW32)
+ 4 ; This file was generated Thu Dec 09 12:45:16 2010
+ 5 ;--------------------------------------------------------
+ 6 .module xpage
+ 7 .optsdcc -mmcs51 --model-medium
+ 8
+ 9 ;--------------------------------------------------------
+ 10 ; Public variables in this module
+ 11 ;--------------------------------------------------------
+ 12 .globl __XPAGE
+ 13 ;--------------------------------------------------------
+ 14 ; special function registers
+ 15 ;--------------------------------------------------------
+ 16 .area RSEG (ABS,DATA)
+ 0000 17 .org 0x0000
+ 0093 18 __XPAGE = 0x0093
+ 19 ;--------------------------------------------------------
+ 20 ; special function bits
+ 21 ;--------------------------------------------------------
+ 22 .area RSEG (ABS,DATA)
+ 0000 23 .org 0x0000
+ 24 ;--------------------------------------------------------
+ 25 ; overlayable register banks
+ 26 ;--------------------------------------------------------
+ 27 .area REG_BANK_0 (REL,OVR,DATA)
+ 0000 28 .ds 8
+ 29 ;--------------------------------------------------------
+ 30 ; internal ram data
+ 31 ;--------------------------------------------------------
+ 32 .area DSEG (DATA)
+ 33 ;--------------------------------------------------------
+ 34 ; overlayable items in internal ram
+ 35 ;--------------------------------------------------------
+ 36 .area OSEG (OVR,DATA)
+ 37 ;--------------------------------------------------------
+ 38 ; indirectly addressable internal ram data
+ 39 ;--------------------------------------------------------
+ 40 .area ISEG (DATA)
+ 41 ;--------------------------------------------------------
+ 42 ; absolute internal ram data
+ 43 ;--------------------------------------------------------
+ 44 .area IABS (ABS,DATA)
+ 45 .area IABS (ABS,DATA)
+ 46 ;--------------------------------------------------------
+ 47 ; bit data
+ 48 ;--------------------------------------------------------
+ 49 .area BSEG (BIT)
+ 50 ;--------------------------------------------------------
+ 51 ; paged external ram data
+ 52 ;--------------------------------------------------------
+ 53 .area PSEG (PAG,XDATA)
+ 54 ;--------------------------------------------------------
+ 55 ; external ram data
+ 56 ;--------------------------------------------------------
+ 57 .area XSEG (XDATA)
+ 58 ;--------------------------------------------------------
+ 59 ; absolute external ram data
+ 60 ;--------------------------------------------------------
+ 61 .area XABS (ABS,XDATA)
+ 62 ;--------------------------------------------------------
+ 63 ; external initialized ram data
+ 64 ;--------------------------------------------------------
+ 65 .area XISEG (XDATA)
+ 66 .area HOME (CODE)
+ 67 .area GSINIT0 (CODE)
+ 68 .area GSINIT1 (CODE)
+ 69 .area GSINIT2 (CODE)
+ 70 .area GSINIT3 (CODE)
+ 71 .area GSINIT4 (CODE)
+ 72 .area GSINIT5 (CODE)
+ 73 .area GSINIT (CODE)
+ 74 .area GSFINAL (CODE)
+ 75 .area CSEG (CODE)
+ 76 ;--------------------------------------------------------
+ 77 ; global & static initialisations
+ 78 ;--------------------------------------------------------
+ 79 .area HOME (CODE)
+ 80 .area GSINIT (CODE)
+ 81 .area GSFINAL (CODE)
+ 82 .area GSINIT (CODE)
+ 83 ;--------------------------------------------------------
+ 84 ; Home
+ 85 ;--------------------------------------------------------
+ 86 .area HOME (CODE)
+ 87 .area HOME (CODE)
+ 88 ;--------------------------------------------------------
+ 89 ; code
+ 90 ;--------------------------------------------------------
+ 91 .area CSEG (CODE)
+ 92 .area CSEG (CODE)
+ 93 .area CONST (CODE)
+ 94 .area XINIT (CODE)
+ 95 .area CABS (ABS,CODE)

0 comments on commit ba82b68

Please sign in to comment.