

MIMXRT1170-EVK

Table of Content

Page 1	COVER
Page 2	BLOCK DIAGRAM
Page 3	MAIN POWER
Page 4	RESERVED POWER
Page 5	POWER DOMAIN
Page 6	MIMXRT1170 PART1
Page 7	MIMXRT1170 PART2
Page 8	MIMXRT1170 PART3
Page 9	MIPI LCD
Page 10	MIPI CAMERA
Page 11	SD CARD
Page 12	FLEXSPI FLASH
Page 13	SDRAM
Page 14	NAND FLASH
Page 15	SAI
Page 16	DMIC
Page 17	SPDIF
Page 18	10M/100M ETHERNET
Page 19	GIGABIT ETHERNET
Page 20	USB
Page 21	CAN
Page 22	SIM CARD
Page 23	WiFi&BT
Page 24	M.2 SOCKET
Page 25	BOOT
Page 26	FREELINK
Page 27	INTERFACE/JTAG
Page 28	MISC
Page 29	

Revision History

Rev. Code	Date	By	Description
X1	2019-02-30	Shawn Shi	Draft version
A	2019-03-15	Shawn Shi	Initial release
B	2019-06-30	Shawn Shi	1.Swap BT_PCM_TXD_1V8 and BT_PCM_RXD_1V8. 2.Correct FREELINK JTAG_TDL_L signal. 3.Add POR_B for OCT Flash. 4.Add stand-off for M.2. 5.Refine the BOM for lower cost.
B1	2019-09-06	Shawn Shi	No Layout change compared to REVB, only BOM update: 1.Populate C91,C66,R102, DNP R1872-R1879. 2.DNP C56, DNP R101, DNP R408, DNP R404.
B2	2020-03-06	Shawn Shi	No Layout change compared to REVB, only BOM update : 1.DNP U16.
C	2020-05-08	Shawn Shi	1.Exchange BT_RST# and SD_PWREN_B. 2. Multiplex AUD_INT to GPIO_AD_06. 3.Change RGMII_PHY IO to external power. 4.Add Optional External Reset Circuit and EMV L1 test interface. 5.Add 100 ohm DNP on MIPI DSI for compliance test. 6.Exchange PINMUX between ENET_RGMII_MDC/ENET_RGMII_MDIO and ENET_MDC/ENET_MDIO. 7.Add interface for Cortex Debug + ETM Trace. 8.Add I2S audio port on ARDUINO interface reserved pins. 9.Replace the SIM card socket with detection function. 10. DNP board level 1DX wifi module. 11. Multiplexed SD1_CD_B to GPIO_AD_32 instead of GPIO_AD_03.
C1	2020-07-24	Shawn Shi	No Layout change compared to REVC, only BOM update: 1.Change C346 from 100nF to 100pF. 2.Change R368 from DNP 10K ohm to populate 100K ohm. 3.DNP R136 and default to use SD_CD/DAT3 for card detection.
C2	2020-12-02	Shawn Shi	No Layout change compared to REVC, only BOM update: 1. DNP Nand Flash U14 (MX30LF2GE8AB-XKI) 2. DNP R1821
C3	2020-12-02	Albert Li	No Layout change compared to REVC, only BOM update: 1. DNP C66

1. Unless Otherwise Specified:
All resistors are in ohms, 1/16 Watt,0402
All capacitors are in uF,0402
All voltages are DC
All polarized capacitors are aluminum electrolytic
2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78755-6590

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUQ: PUBL:

Designer:
Shawn Shi

Drawing Title:
MIMXRT1170-EVK

Drawn by:
Shawn Shi

Page Title:
COVER

Approved:
Yes

Size
C

Document Number
SCH-32171, PDF: SPF-32171


Rev
C3

Date:
Friday, March 19, 2021


Sheet
1 of 28

MIMXRT1170-EVK


Block Diagram Rev C3



Main Power




5V To 3.3V For Whole System




Ground TPs

Board Mounting Holes




LCD Mounting Holes



ICAP Classification: CP: IUC: PUB:			
Drawing Title: MIMXRT1170-EVK			
Page Title: MAIN POWER			
Size C	Document Number SCH-32171, PDF: SPF-32171	Rev C3	
Date: Friday, March 19, 2021	Sheet 3	of 28	

External DC/DC Reserved




```
100us delay @1A load for voltage switch
CORE_VSELECT    PMIC_STBY_REQ    OUTPUT
0               0                ->1.0V
1               0                ->1.1V
0               1                ->0.8V
1               1                ->0.85V
```




ICAP Classification: _____		CP: _____	IJO: _____	PUBI: _____
Drawing Title: MIMXRT1170-EVK				
Page Title: RESERVED POWER				
Size C	Document Number SCH-32171, PDF: SPF-32171			Rev C3
Date:	Friday, March 19, 2021		Sheet	4 of 28


3V3 LDO for SNVS



1V8 LDO




2V8 LDO




Flash VCC Option
1.8V default


NVCC_SD <SD3.0>




SD Card Power Switch




Buttons







USER LED1




USER LED2




ICAP Classification: CP: IUC: PUB:			
Drawing Title: MIMXRT1170-EVK			
Page Title: POWER DOMAIN			
Size C	Document Number	SCH-32171, PDF: SPF-32171	Rev C3
Date:	Friday, March 18, 2021	Sheet 5 of 28	



FlexSPI_DQS PIN need floating for QSPI Flash RW @133MHz



SEMC_DQS PIN need floating for SDRAM RW @200MHz



CCM_CLK01 TP1002

CCM_CLK02 TP1003

CCM_M7_CLK01 TP1004


CCM_M7_CLK2 TP1005

CCM_GL_CLK01 TP1006




CCM_GL_CLK02 TP1007

CCM_LPSR_CLK0 TP1008

Backlight Control

[illegible]

Camera Module Connector




QSPI Flash as default Through FlexSPI1

OPTION1: USE QSPI FLASH(Mount R380/R399/ R386/R390/R392/R385,DNP R381/R378/R382/R389/R402/R377/R388/R391)
OPTION2: USE Octal Flash(Mount R381/R378/R382/R389/R402/R377/R388/R391, DNP R380/R399/R386/R390/R392/R385)


1V8 Octal Flash



FlexSPI1 Signals



Share the same package with S27KS0641DPBHI023
(if HYPERRAM is used, DNP R383/R400,Mount R401/R384)


1V8 QSPI Flash







NAND FLASH

Populate R1872~R1879 to use NANDFlash







Main Board MIC



HP MIC





Speaker




ICAP Classification: CP: IUX: PUB:	
Drawing Title: MIMXRT1170-EVK	
Page Title: SAI	
Size C	Document Number SCH-32171, PDF: SPF-32171
Date: Friday, March 19, 2021	Sheet 15 of 28


DMIC Interface




MIC ARRAY EXTENSION




SPDIF Interface






10/100Mbps Ethernet Circuit



ESD PROTECTION




# CFG	Description	# CFG	Description
PHYADDR[2:0]	PHY ADDR 00-XXX (00010 DEFAULT)	DUPLEX	DUPLEX mode Pull-up (default) = Half Duplex Pull-down = Full Duplex
CONFIG[2:0]	IF MODE 001 RMII 101 RMII Back-to-Back xxx Reserved-not used	NWAYEN	Nway Auto-Negotiation Pull-up (default) = Enable Pull-down = Disable
ISO	ISOLATE mode Pull-up = Enable Pull-down (default) = Disable	B_CAST_OFF	Broadcast Off - for PHY Address 0 Pull-up = PHY Address 0 set as unique PHY addr Pull-down (default) = PHY Address 0 set as broadcast PHY addr
SPEED	SPEED mode Pull-up (default) = 100Mbps Pull-down = 10Mbps	NAND_TREE#	NAND Tree Mode Pull-up (default) = Disable Pull-down = Enable



(7,25)	ENET_RGMII_TXC	ENET_RGMII_TXC
(7,25)	ENET_RGMII_TX_EN	ENET_RGMII_TX_EN
(7,25)	ENET_RGMII_TXD0	ENET_RGMII_TXD0
(7,25)	ENET_RGMII_TXD1	ENET_RGMII_TXD1
(7,25)	ENET_RGMII_TXD2	ENET_RGMII_TXD2
(7,25)	ENET_RGMII_TXD3	ENET_RGMII_TXD3







(7)	ENET_RGMII_RXC	ENET_RGMII_RXC
(7)	ENET_RGMII_RX_EN	ENET_RGMII_RX_EN
(7)	ENET_RGMII_RXD0	ENET_RGMII_RXD0
(7)	ENET_RGMII_RXD1	ENET_RGMII_RXD1
(7)	ENET_RGMII_RXD2	ENET_RGMII_RXD2
(7)	ENET_RGMII_RXD3	ENET_RGMII_RXD3

```
CFG_LDO[1:0]
1.8V: 10 (Default)
2.5V: 01
3.3V: 00
```




```
TXC Delay Config
RXC Delay Config
```

Pull-up to disable PLL @ ALDPS mode




ICAP Classification: _____		CP: _____	IUD: _____	PUBI: _____
Drawing Title: MIMXRT1170-EVK				
Page Title: GIGABIT ETHERNET				
Size C	Document Number SCH-32171, PDF: SPF-32171			Rev C3
Date: Friday, March 19, 2021		Sheet 19 of 28		

USB OTG1





USB Power



USB ID is a processor Analog Sense Input

```
Host --> ID = GND
Device --> ID = Floating
```

USB OTG2




USB ID is a processor Analog Sense Input

```
Host --> ID = GND
Device --> ID = Floating
```





ICAP Classification: _____		CP: _____	IJO: _____	PUBI: _____
Drawing Title: MIMXRT1170-EVK				
Page Title: USB				
Size C	Document Number SCH-32171, PDF: SPF-32171			Rev C3
Date: Friday, March 19, 2021		Sheet 20 of 28		

CAN Bus




ICAP Classification: CP: _____ IUC: _____ PUBI: _____	
Drawing Title: MIMXRT1170-EVK	
Page Title: CAN	
Size C	Document Number SCH-32171, PDF: SPF-32171
	Rev C3
Date: Friday, March 19, 2021	Sheet 21 of 28

Connector reserved for EMV L1 test






WIFI# LBEE5KL1DX-883



ICAP Classification: _____		CP: _____	IUC: _____	PUBI: _____
Drawing Title: MIMXRT1170-EVK				
Page Title: WiFi&BT				
Size C	Document Number SCH-32171, PDF: SPF-32171			Rev C3
Date:	Friday, March 19, 2021		Sheet 23	of 28

Compatible with 1DX M.2

To apply M.2 based card, need put on J55
to switch SDIO signals as 1.8V




Boot Configuration

	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
TYPE	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
FlexSPI1 - Serial NOR	FLEXSPI_INSTANCE 0 - FLEXSPI1 1 - FLEXSPI2	xSPI_FLASH_TYPE 0 - Boot with default 0x03 Read Enabled / 1 - Reserved 2 - HyperFLASH 1V8 / 3 - HyperFLASH 3V0 4 - MXIC Octal Read / 5 - Micron Octal Read			0	0	0	0	FLASH_PROBE_TYPE 0 - QuadSPI NOR 1 - MXIC Octal 2 - Micron Octal 3 - Adesto Octal		ENCRYPT_XIP_EN	FLASH_AUTO_PROBE_EN
SD Card	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Reserved	0	1	SD/SDXC Speed: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104		SD Power Cycle Enable: '0' - No power cycle '1' - Enabled via USDHC_RST pad	SD Loopback Clock Source Sel: (for SDR50 and SDR104 only) '0' - through SD '1' - direct	Part Select: 0 - eSDHC1 1 - eSDHC2	Reserved
SEMC (NAND)	Reserved	SEMC Access Command: 0 - IPG 1 - AXI	SEMC EDO Mode: 0 - EDO Mode 1 - Non-EDO mode	ONFI compliant: 0 - Yes, ONFI 1 - No, spec	0	0	1	BOOT_SEARCH_STRIDE: Search Stride for FCB and DBBT Search strides in terms of page 0000 - 64 other: Value = 2^(BOOT_SEARCH_STRIDE)				BOOT_SEARCH_COUNT: 0 - 1 1 - 2







Boot MODE pin settings


BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

External Boot Switch




Freelink Interface






Arduino&MC Interface



ICAP Classification:		CP: _____	IJO: _____	PUBI: _____
Drawing Title: MIMXRT1170-EVK				
Page Title: INTERFACE/JTAG				
Size C	Document Number SCH-32171, PDF: 8PF-32171			R (
Date:	Friday, March 10, 2021	Sheet	27	of 28


COMBO SENSOR



```
I2C SLAVE ADDRESS ARE:
0x3E = write
0x3F = read
```

FXOS8700CQ Combo Sensor to include both Accelerometer and Magnetometer

LPSPI Flash(Secondary Boot)



ICAP Classification: _____		CP: _____	IUC: _____	PUBI: _____
Drawing Title: MIMXRT1170-EVK				
Page Title: MISC				
Size C	Document Number SCH-32171, PDF: SPF-32171			Rev C3
Date:	Friday, March 19, 2021		Sheet 28	of 28