## $\mathbf{SAMODYA} \ A \mathbf{BEYSIRIWARDANE} \\ \mathbf{San\ Jose,\ CA\cdot hello@ransara.xyz\cdot https://s.ransara.xyz}$

Work

Test Engineer I	Jabil Circuit, San Jose, CA	Spring 2019 - Present
$\square$ Design and develop a tab completer fr improve technicians' debug workflow a	amework for the Python REPL to use in board operator on-boarding process	uilding completers that
$\Box$ Build a Continuous Delivery pipeline i	for internal tools to get faster iterations	
$\square$ Training in <i>Design For Testing</i> for ele	ctronics mass manufacturing	
Test Engineering Intern	Jabil Circuit, San Jose, CA	Summer 2018
$\Box$ End to end development of a tool for $\Box$	live analysis of internal test and debugging	data
$\hfill\Box$ Design and develop a failure resistant	testcell grid data aggregator, backend and	a simple frontend
$\hfill\Box$ For high impact in work cell efficiency,	selected for competition: Jabil - Design Be	est Practices (ongoing)
☐ Experience with: Golang, Python, My	SQL, JS/React	
Gradudate Research Assistant	Computer Science, Purdue	Spring 2017–Spring 2018
$\square$ Worked on: 3-way merging data struc	tures research project	
☐ Workshop paper: Mergeable Types, M	L Workshop, 2017	
☐ Experience with: OCaml, Git internals	s, Database Consistency	
Teaching Assistant	Computer Engineering, Purdue	Spring 2015
☐ Course: Computer Design and Protot	yping (ECE437)	
☐ Assist students in benchmarking, anal pipelined MIPS processor	yzing performance and taking design decision	ons to develop a multicore
☐ Experience with: Verilog, Python, Log	ic synthesis targeting FPGA	
Student Software Developer	Krannert Computing, Purdue	Summer 2012–Fall 2016
$\square$ Worked with a team on: Backend and	frontend for web and desktop applications	
□ CV Parser, Job Queue, Calendar App	lication, Course Content aggregator	
☐ Mentor new students on coding standa	ards, best practices and version control	
☐ Experience with: C#, MSSQL, Regex,	XML/XSLT, HTML/CSS/JS, MVC, TFS	
EDUCATION		
MSc Computer Science	Purdue, West Lafayette, IN	Spring 2016–Fall 2018
☐ Courses: Distributed systems, Advance Language Theory, Algorithm design as	red database systems (Relational and non-rend analysis	elational), Programming
BSc Computer Engineering	Purdue, West Lafayette, IN	Fall 2011–Spring 2015
	design and prototyping, Signals and systems vanced C, Intro to AI, Intro to Infosec, Com	
NOTABLE PROJECTS		
Mergeable Types ocaml	https://github.c	om/sransara/mtypes-lib
☐ Extend Okasaki's Purely functional da	ata structures with 3-way merge operations	
Distributed Key-Value Store java	https://github.com/sra	nsara/kvs-transactions
$\hfill\Box$ Key level granular multi key transacti	ons, $2PL/2PC$ concurrency control, Strong	consistency
Micro Language Compiler java	https://github.com	/sransara/microbe-lang
$\hfill\Box$ Implement Register allocation, IR generation	eration, Control flow graph analysis and a V	M to run the serialized IR
Multicore MIPS processor verilog	https://github.com/	sransara/aww-processor
$\Box$ Develop a multicore processor for MIF	S instruction set architecture optimized for	synthesis
OTHER		
Decomined in hall of fame on neveral	ecipient for disclosure of XSS bugs in Gmai	1. 2012 July 2012 October
•	ecipient for disclosure of ASS bugs in Ginar d Junior science olimpiad, Baku, Azerbaija	* .