$\mathbf{SAMODYA} \ A \mathsf{BEYSIRIWARDANE} \\ \mathsf{San\ Jose,\ CA\cdot hello@ransara.xyz\cdot https://s.ransara.xyz}$

Work

Test Engineer I	Jabil Circuit, San Jose, CA	Spring 2019 - Present
☐ Design and develop a tab completer fingerove technicians' debug workflow	ramework for the Python REPL to use in land operator on-boarding process	ouilding completers that
$\hfill\Box$ Build a Continuous Delivery pipeline	for internal tools to get faster iterations	
Test Engineering Intern	Jabil Circuit, San Jose, CA	Summer 2018
$\hfill\Box$ End to end development of a tool for	live analysis of internal test and debugging	g data
$\hfill\Box$ Design and develop a failure resistant	t testcell grid data aggregator, backend and	a simple frontend
\square For high impact in workcell efficiency	, selected for competition: Jabil - Design B	est Practices (ongoing)
☐ Experience with: Golang, Python, M	ySQL, JS/React	
Gradudate Research Assistant	Computer Science, Purdue	Spring 2017–Spring 2018
\square Worked on: 3-way merging data stru	ctures research project	
☐ Workshop paper: Mergeable Types, M	AL Workshop, 2017	
\square Experience with: OCaml, Git interna	ls, Database Consistency	
Teaching Assistant	Computer Engineering, Purdue	Spring 2015
\square Course: Computer Design and Proto	typing (ECE437)	
☐ Assist students in benchmarking, and pipelined MIPS processor	dyzing performance and taking design decis	sions to develop a multicore
☐ Experience with: Verilog, Python, Lo	gic synthesis targeting FPGA	
Student Software Developer	Krannert Computing, Purdue	Summer 2012–Fall 2016
\square Worked with a team on: Backend and	d frontend for web and desktop applications	3
□ CV Parser, Job Queue, Calendar App	plication, Course Content aggregator	
☐ Mentor new students on coding stand	lards, best practices and version control	
□ Experience with: C#, MSSQL, Reger	x, XML/XSLT, HTML/CSS/JS, MVC, TF	S
EDUCATION		
MSc Computer Science	Purdue, West Lafayette, IN	Spring 2016–Fall 2018
☐ Courses: Distributed systems, Advantage Theory, Algorithm design a	aced database systems (Relational and non- and analysis	relational), Programming
BSc Computer Engineering	Purdue, West Lafayette, IN	Fall 2011–Spring 2015
	design and prototyping, Signals and system dvanced C, Intro to AI, Intro to Infosec, Co	
NOTABLE PROJECTS		
Mergeable Types ocaml	https://github.	com/sransara/mtypes-lib
\Box Extend Okasaki's Purely functional d	lata structures with 3-way merge operations	S
Distributed Key-Value Store java	https://github.com/sra	ansara/kvs-transactions
\Box Key level granular multi key transact	ions, $2PL/2PC$ concurrency control, Strong	g consistency
${\bf Micro\ Language\ Compiler}\ {\it java}$	https://github.com	m/sransara/microbe-lang
\Box Implement Register allocation, IR gen	neration, Control flow graph analysis and a	VM to run the serialized IR
Multicore MIPS processor verilog	https://github.com	/sransara/aww-processor
\square Develop a multicore processor for MI	PS instruction set architecture optimized for	or synthesis
OTHER		
☐ Recognized in hall of fame as reward	recipient for disclosure of XSS bugs in Gma	ail: 2012 July 2012 October
~	nal Junior science olimpiad, Baku, Azerbaij	•