## $SAMODYA \ ABEYSIRIWARDANE \\ San Jose, CA \cdot hello@ransara.xyz \cdot 765–409–1411 \cdot US \ Citizen \cdot https://s.ransara.xyz$

Work

Test Engineer I	Jabil Circuit, San Jose, CA	Spring 2019 - Present
$\square$ Build an FSM based custom tab comexperience and operator on-boarding	apleter framework for the Python REPL to i process	mprove technician user
Test Engineering Intern	Jabil Circuit, San Jose, CA	Summer 2018
$\square$ Worked on: End to end development	of a tool for live analysis of internal test and	d debugging data
$\Box$ Design and develop a failure resistan	t testcell grid data aggregator, backend and	a simple frontend
$\square$ Experience with: Golang, Python, So	QL, ReactJS	
Gradudate Research Assistant	Computer Science, Purdue	Spring 2017–Spring 2018
$\hfill \square$ Worked on: 3-way merging data stru	ctures research project	
$\square$ Workshop paper: Mergeable Types, I	ML Workshop, 2017	
$\square$ Experience with: OCaml, Git interna	ds, Database Consistency	
Student Software Developer	Krannert Computing, Purdue	Summer 2012–Fall 2016
$\square$ Worked with a team on: Backend and	d frontend for web and desktop applications	
$\square$ CV Parser, Job Queue, Calendar Ap	plication, Course Content aggregator	
$\square$ Mentor new students on coding stand	dards, best practices and version control	
$\square$ Experience with: C#, MSSQL, Comp	plex Regex, XSLT, $HTML/CSS/JS$ , $MVC$ , $T$	. FS
Undergrad Teaching Assistant	Computer Engineering, Purdue	Spring 2015
$\square$ Course: Computer Design and Proto	etyping (ECE437)	
☐ Assist students in benchmarking, and Multicore pipelined MIPS processor	alyzing performance, taking educated design	decisions to develop a
$\hfill \Box$ Experience with: Verilog, Python, FI	PGA programming	
EDUCATION		
MSc Computer Science	Purdue, West Lafayette, IN	Spring 2016–Fall 2018
☐ Courses: Distributed systems, Advan Language Theory, Algorithm design	nced database systems (Relational and non-rand analysis	elational), Programming
BSc Computer Engineering	Purdue, West Lafayette, IN	Fall 2011–Spring 2015
~	hms, Discrete Mathematics, Advanced C, In it analysis, Computer design and prototypin	
Notable projects		
Mergeable Types ocaml	https://github.c	om/sransara/mtypes-lib
$\square$ Develop an AST transformer using C	OCaml PPX	
☐ Extend Okasaki's Purely functional of	lata structures with 3-way merge operation	
Distributed Key-Value Store java	https://github.com/sra	nsara/kvs-transactions
☐ Implement a key-value store with key	v level granular 2PL based transaction suppo	ort
☐ Paxos replicated log based sharding s	support	
Micro Language Compiler java	https://github.com	/sransara/microbe-lang
$\hfill\Box$ Build an extensible compiler for a given	ven language grammar	
$\hfill\Box$ Implement Register allocation, IR ge	neration, Control flow graph analysis	
Multicore MIPS processor verilog	https://github.com/	sransara/aww-processor
$\hfill\Box$ Develop a multicore processor for Ml	PS instruction set architecture	
$\hfill\Box$ Optimized and tested the synthesized	d design on FPGA	
Отнег		
□ Recognized in hell of farms as as1	reginient for disclosure of VCC have in Carri	
	recipient for disclosure of XSS bugs in Gmai	
□ Awarded bronze medar at internation	nal Junior science olimpiad, Baku, Azerbaija:	n. 4009