

## **Project Documentation**

### **1. Introduction**

The objective of this project was to implement a boolean equation using combinational circuits. First we simplified the given boolean equation  $[F = (\overline{A} + \overline{B})(C + D)]$  using De Morgan's laws, prepared the truth table and then implemented the resultant equation  $[F = (A B) + (\overline{C} \overline{D})]$  using tools like Electric VLSI and LTSpice. Using Electric VLSI we made the schematic and layout diagrams for the boolean equation and then simulated the final output in LTSpice.

### **2. Introduction to Combinational Circuits**

Combinational circuits are basic building blocks of all digital systems. They generally consist of NAND, NOR and NOT gates. The defining characteristics of combinational circuits are

- a. Having no memory
- b. Having no clock
- c. Having no feedback.

Having no memory means that combinational circuits do not remember any past inputs. Having no clock makes the circuit a time independent circuit. Lastly, lack of feedback is due to non usage of previous output states as inputs. All these characteristics make a combinational circuit operation instantaneous.

Functions of the combinational logic circuit can be specified using

- a. Boolean algebra
- b. Truth table

c. Logic diagram.

### 3. Introduction to Tools

#### **ELECTRIC:**

The Electric VLSI Design System is a free to use EDA tool written completely in Java in the early 1980s by Steven M. Rubin. Electric is used to draw schematics and to do integrated circuit layout. It can also handle hardware description languages such as VHDL and Verilog. The system has many analysis and synthesis tools, including Design rule checking, Simulation, Routing, Layout vs. Schematic, Logical Effort, and more. Here it was used to design the schematic and the layout of the combinational circuit of the assigned boolean expression.

#### **LTspice:**

LTspice is Analog Devices' high performance circuit simulation program, which allows you to draft, probe, and analyze the performance of your circuit design. It contains an integrated schematic editor, waveform viewer, and advanced features that are easy to use after learning some basic commands. In this project, LTSpice was used to simulate the output waveforms for the given boolean equation.


### 4. Equations and Truth Table

Assigned equation:


$$\begin{aligned} F &= (\overline{A} + \overline{B})(C + D) \\ &= \overline{(\overline{A} + \overline{B})(C + D)} \quad ( \because \text{De Morgan's laws} ) \\ &= \overline{(\overline{A} + \overline{B})} + \overline{(C + D)} \\ &= (A B) + (\overline{C} \overline{D}) \end{aligned}$$

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b><math>F = (A B) + (\overline{C} \overline{D})</math></b>	<b><math>F = (\overline{A} + \overline{B})(C + D)</math></b>
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	1	1
1	0	1	0	1	1
1	0	1	1	1	1
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0

Stick Diagram:



## 5. Schematic Circuit



VLSI Project :: Schematic Diagram

Group No. 04

$$F = (A+B')(C+D)'$$

$$= \{ (A'+B')' + (C+D)' \}'$$

$$= \{ (AB) + (C'D') \}'$$

$$= (AB + C'D')'$$

In nmos, A and B are in series ;

C' and D' are in series ;

and resultant of these is in parallel.

pmos is complimentary of nmos.


```

+
vdd vdd 0 DC 5
vA A 0 DC pwl 50n 0 60n 5 70n 5 80n 0 130n 0 140n 5 150n 5 160n 0
vB B 0 DC pwl 10n 0 20n 5 30n 5 40n 0 90n 0 100n 5 110n 5 120n 0
vC C 0 DC pwl 10n 0 20n 5 30n 5 40n 0
vD D 0 DC pwl 50n 0 60n 5 70n 5 80n 0 90n 0 100n 5 110n 5 120n 0
.tran 180n
.include F:\C5_models.txt

```

12 transistors used.

## 6. Layout Circuit



Group no. 04

$$F = (A+B')(C+D)$$

$$= \{ (A'+B')' + (C+D)' \}'$$


$$= (AB + C'D)'$$

```
vdd vdd 0 DC 5
vA A 0 DC pwl 50n 0 60n 5 70n 5 80n 0 130n 0 140n 5 150n 5 160n 0
vB B 0 DC pwl 10n 0 20n 5 30n 5 40n 0 90n 0 100n 5 110n 5 120n 0
vC C 0 DC pwl 10n 0 20n 5 30n 5 40n 0
vD D 0 DC pwl 50n 0 60n 5 70n 5 80n 0 90n 0 100n 5 110n 5 120n 0
.tran 180n
.include F:\C5_models.txt
```


## 7. Simulation Results

CASE	A	B	C	D	F
1.	0	0	0	0	0
2.	0	1	1	0	1
3.	1	0	0	1	1
4.	0	1	0	1	1
5.	1	0	0	0	0

- For schematic:



- For layout:



## 8. References

- Baker, R. Jacob. "Electric VLSI Tutorials from CMOSedu.com". *CMOSedu*, [http://cmosedu.com/videos/electric/electric\\_videos.htm](http://cmosedu.com/videos/electric/electric_videos.htm)
- Alonso, Gabino. "LTspice: Piecewise Linear Functions for Voltage & Current Sources". *Analog Devices Inc*, <https://www.analog.com/en/technical-articles/ltspice-piecewise-linear-functions-for-voltage-current-sources.html>
- Eduvance. "Backend Lab 6 : Xor Gate Layout". *Youtube*, 25th March 2016, <https://youtu.be/upwnmRzVBnU>
- Rubin, Steven M. "Electric User's Manual, version 9.07". *Staticfreesoft*, <https://www.staticfreesoft.com/jmanual/>