Lab 6: Design and Characterization of a Flip-Flop

Connor Murphy

TA Sina


ECEN-454-507

3/26/2022

Introduction:

After completing the design of a single combinational stage of the design, you will next design the basic sequential element that will be used in the design, i.e., the Flip-Flop (FF). In this lab you will be required to design Flip-Flop and also characterize its delay, input capacitance and its setup and hold time.

Results:



Devices in the netlist but not in the rules: pcapacitor pmos nmos

The net-lists match.

| | layout | schematic | |
|----------------|-----------|-----------|--|
| | instances | | |
| un-matched | 0 | 0 | |
| rewired | 0 | 0 | |
| size errors | 0 | 0 | |
| pruned | 0 | 0 | |
| active | 20 | 20 | |
| total | 20 | 20 | |
| | | | |
| | nets | | |
| un-matched | 0 | 0 | |
| merged | 0 | 0 | |
| pruned | 0 | 0 | |
| active | 13 | 13 | |
| total | 13 | 13 | |
| | | | |
| | term | terminals | |
| un-matched | 0 | 0 | |
| matched but | | | |
| different type | 2 | 2 | |
| total | 6 | 6 | |
| | | | |


Probe files from /home/ugrads/s/seakid/cadence/LVS/schematic


devbad.out:

netbad.out:

mergenet.out:

- termbad.out:
 ? Terminal CLK's type in the schematic: inputOutput, in the layout: input
 ? Terminal _CLK's type in the schematic: inputOutput, in the layout: input





Transient Response

