Lab 1: Introduction to Cadence Schematic Capture &

Simulation

Connor Murphy

TA: Sina

ECEN 454-507


2/2/2022


Introduction:

We will now begin the design by implementing the logic design of the 8-bit Pipelined adder. The following sections introduce you to the procedures to use Cadence for schematic capture and simulation which you will use to implement the required logic design.


Results:


Full adder:





4bit Adder:





8bit adder:

