

Lab 7: Design Vision

Connor Murphy

TA Sina

ECEN 454-504

4/1/2022

Introduction:

Design Vision is the graphical interface to the Synopsys family of logic synthesis tools. Internally it runs design compiler. This lab is to familiarize you with the basics of synthesis using Design Vision through a simple example "cruise control design". After synthesis, you will do pre-layout static timing analysis of your synthesized design. You will define constraints for your design and check the timing of all the paths in the design. In the final part of this lab we will use the synthesized Verilog netlist that you will generate for the cruise control logic to "Place and Route" the circuit on a die.

Results:

Part A :



```
File Edit Format View Help
cruisecontrol - Notepad
wire set;
wire accel;
wire coast;
wire cancel;
wire resume;
wire brake;


output reg [7:0] speed;
output reg [7:0] cruisespeed;
output reg cruisectrl;

reg [2:0] state;

//States of FSM
parameter INIT = 3'b000;
parameter ACC = 3'b001;
parameter DEC = 3'b010;
parameter CRCT = 3'b011;
parameter BRK = 3'b100;
parameter CNCL = 3'b101;


//code starts here
//
always @(posedge clk)
begin
    if(reset == 1'b1)
    begin
        state <= INIT;
        speed <= 7'b0;
        cruisespeed <= 7'b0;
        cruisectrl <= 0;
    end
    else
    case(state)
        INIT:if(throttle == 1'b1)
        begin
            state <= ACC;
            speed <= speed + 1'b1;
        end
        ACC:if (set == 1'b1 & speed > 7'b010_1101 & throttle == 1)
        begin
            state <= CRCT;
        end
    endcase
end
```

Ln 49, Col 25 100% Unix (LF) UTF-8




Register count : 20

Part B:



Part C:



```
innovuslog - Notepad
File Edit Format View Help
[04/01 16:27:36 665s] #Cpu time = 00:00:00
[04/01 16:27:36 665s] #Elapsed time = 00:00:00
[04/01 16:27:36 665s] #Increased memory = 0.63 (MB)
[04/01 16:27:36 665s] #Total memory = 874.17 (MB)
[04/01 16:27:36 665s] #Peak memory = 906.77 (MB)
[04/01 16:27:36 665s] #
[04/01 16:27:36 665s] #GlobalDetailRoute statistics:
[04/01 16:27:36 665s] #Cpu time = 00:00:00
[04/01 16:27:36 665s] #Elapsed time = 00:00:00
[04/01 16:27:36 665s] #Increased memory = 3.91 (MB)
[04/01 16:27:36 665s] #Total memory = 872.96 (MB)
[04/01 16:27:36 665s] #Peak memory = 906.77 (MB)
[04/01 16:27:36 665s] #Number of warnings = 26
[04/01 16:27:36 665s] #Total number of warnings = 132
[04/01 16:27:36 665s] #Number of fails = 0
[04/01 16:27:36 665s] #Total number of fails = 0
[04/01 16:27:36 665s] #Complete globalDetailRoute on Fri Mar 6 16:27:36 2020
[04/01 16:27:36 665s] #
[04/01 16:27:36 665s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.92 (MB), peak = 906.77 (MB)
[04/01 16:27:36 665s] #
[04/01 16:27:36 665s] *** Summary of all messages that are not suppressed in this session:
[04/01 16:27:36 665s] Severity ID Count Summary
[04/01 16:27:36 665s] WARNING IMPCK-8086 1 The command %s is obsolete and will be r...
[04/01 16:27:36 665s] *** Message Summary: 1 warning(s), 0 error(s)
[04/01 16:27:36 665s] #
[04/01 16:27:36 665s] ### Scalability Statistics
[04/01 16:27:36 665s] ###
[04/01 16:27:36 665s] ### -----+-----+-----+-----+
[04/01 16:27:36 665s] ### routeDesign | cpu time| elapsed time| scalability|
[04/01 16:27:36 665s] ### -----+-----+-----+-----+
[04/01 16:27:36 665s] ### Pre Callback | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### Post Callback | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### Timing Data Generation | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### DB Import | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### DB Export | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### Special Wire Merging | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### Data Preparation | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### Global Routing | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### Detail Routing | 00:00:00| 00:00:00| 1.0|
[04/01 16:27:36 665s] ### Entire Command | 00:00:00| 00:00:00| 0.9|
[04/01 16:27:36 665s] ### -----+-----+-----+-----+
[04/01 16:27:36 665s] ###
```

```
#Total
wire
length
= 9374
um.
```

```
#Total number of vias = 1436
```

```
[04/01 16:27:36 664s] Placement Density:69.78%(10808/15488)
```

```
[04/01 16:27:36 664s] Placement Density (including fixed std
cells):69.78%(10808/15488)
```