Lab 5: Design & Simulation of 4-bit adder

Connor Murphy

TA Sina

ECEN 454-504

3/16/2022

Introduction:

In this lab you will be designing the 4-bit adder circuit which will form one stage of the combinational logic required to build the complete 8-bit pipelined adder.

Results:




Virtuoso® Symbol Editor L Editing: Design SingleBitAdder_simulate symbol@n01-zeus.olympus.ece.tamu.edu
cadence
[@instanceName]
VDD
A
B
C
1bit adder
Carry
Sum
GND


Virtuoso® Layout Suite L Editing: Design 4bit_adder layout *@n01-zeus.olympus.ece.tamu.edu
cadence
Palette
Layers
Objects


Transient Response
Name
Vis
/A<3>
/A<2>
/A<1>
/A<0>
/B<3>
/B<2>
/B<1>
/B<0>
/Cin
/Sum<3>
/Sum<2>
/Sum<1>
/Sum<0>
/Cout
V (V)
1.9
0.0
2.0
4.0
6.0
8.0
10.0
12.0
14.0
16.0
18.0
20.0
22.0
24.0
26.0
28.0
30.0
time (ns)


Transient Response
Name
Vis
/A<3>
/A<2>
/A<1>
/A<0>
/B<3>
/B<2>
/B<1>
/B<0>
/Cin
/Sum<3>
/Sum<2>
/Sum<1>
/Sum<0>
/Cout
1.9
V (V)
0.0
2.0
4.0
6.0
8.0
10.0
12.0
14.0
16.0
18.0
20.0
22.0
24.0
26.0
28.0
30.0
time (ns)


Transient Response
Name
Vis
/A<3>
/A<2>
/A<1>
/A<0>
/B<3>
/B<2>
/B<1>
/B<0>
/Cin
/Sum<3>
/Sum<2>
/Sum<1>
/Sum<0>
/Cout
V (V)
1.9
0.0
2.0
4.0
6.0
8.0
10.0
12.0
14.0
16.0
18.0
20.0
22.0
24.0
26.0
28.0
30.0
time (ns)