

Lab 9: Optimization using Logical Effort

Connor Murphy

TA Sina

ECEN 454-504


4/9/2022


Introduction:


In this lab you have to identify the critical path in your design (4 bit adder), and reduce the delay of this path by determining the optimal number of devices and sizes of the gates that lie along this path. You have to use the Logical Effort and Gate sizing techniques you learn in the course.

Results:


4-bit adder transistors:









Schematic:




$A=0000$ $B=1111$ $Cin=1$




: $A=1010$ $B=0101$ $Cin=0$



$A=1010$ $B=0101$ $Cin=1$



$A=1100$ $B=1000$ $Cin=0$



input	output	Non optimized time (ns)	Optimized time (ns)
A: 0000 B: 1111 Cin: 1	Cout	1.63	1.5870
	S<0>	1.102	1.1335
	S<1>	1.102	1.1335
	S<2>	1.104	1.1462
	S<3>	1.104	1.1462

A: 1010 B: 0101 Cin: 0	Cout	1.6893	1.5877
	S<0>	1.114	1.0899
	S<1>	1.101	1.0910
	S<2>	1.124	1.0899
	S<3>	1.124	1.0905
A: 1010 B: 0101 Cin: 1	Cout	1.1218	1.621
	S<0>	1.1017	1.0899
	S<1>	1.1147	1.0546
	S<2>	1.1017	1.0899
	S<3>	1.1147	1.0546
A: 1100 B: 1000 Cin: 0	Cout	0.5264	0.4952
	S<0>	0.7937	1.0546
	S<1>	1.155	1.0852
	S<2>	1.105	1.0758
	S<3>	1.4959	1.0985

Case	Non-Optimized power (μW)	Optimized power (μW)
A: 0000 B: 1111 Cin: 1	-190.8	-157.5
A: 1010 B: 0101 Cin: 0	-191.7	-159.3
A: 1010 B: 0101 Cin: 1	-192.2	-157.1
A: 1100 B: 1000 Cin: 0	-127.1	-109.5

	Non-Optimized	Optimized
Area ($\mu^2\text{m}^2$)	11.86	12.602