Lab 5: Design & Simulation of 4-bit adder

Connor Murphy

TA Sina


ECEN 454-504


3/16/2022


Introduction:


In this lab you will be designing the 4-bit adder circuit which will form one stage of the combinational logic required to build the complete 8-bit pipelined adder.


Results:











 $0.0 \quad 2.0 \quad 4.0 \quad 6.0 \quad 8.0 \quad 10.0 \quad 12.0 \quad 14.0 \quad 16.0 \quad 18.0 \quad 20.0 \quad 22.0 \quad 24.0 \quad 26.0 \quad 28.0 \quad 30.0$