

# Microprocessors

## Unit - 3

Remember: RAM on top ROM on the bottom  
RAM start at 00000H  
ROM end at FFFFFH

### \* Questions on Memory Interfacing

- ① Interface two 4K x 8 EPROMs and two 4K x 8 RAM chips with the 8086 microprocessor.

Step 1: Find the no. of address lines needed for the ROM & RAM.

RAM - no. of chips = 2

$$\text{Total size} = 4K + 4K = 8K$$

$$= 2^3 \times 2^{10}$$

$$= 2^{13}$$

$\Rightarrow$  13 address lines

|||a for ROM : no. of chips = 2

$$\text{Total size} = 8K$$

$$= 2^{13}$$

$=$  13 address lines

Step 2: Find out starting and ending address for each

ROM addresses: end = FFFFFH

$$\text{ROM size} = 8K = 2^3 \times 2^{10} = 2^{13}$$

$$\begin{array}{r} \text{1} \quad \text{1111} \quad \text{1111} \quad \text{1111} \\ \text{1} \quad \text{F} \quad \text{F} \quad \text{F} \end{array}$$

$$\begin{array}{r} \text{start} = \text{FFFFF} \\ \quad \text{1FFF} \\ \hline \text{FE000H} \end{array}$$

$$\text{Start} = \text{FE000H}$$

$$\text{end} = \text{FFFFFFH}$$

You can put the RAM anywhere, but for the sake

continuity:

end  
~~start~~ = F D F F H

size = 8K

= 1 F F F H

beginning: 
$$\begin{array}{r} \text{F D F F F H} \\ \text{1 F F F H} \\ \hline \text{F C 0 0 0 H} \end{array}$$

start = F C 0 0 0 H

end = F D F F F H

Step 3: Draw the memory map

	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
EPROM	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
RAM	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1

no. of address lines = 13

$\Rightarrow A_0 - A_{12}$

Step 4: Figure out the chip select lines


A13 - A19 to be used for cs

Differentiate between EPROM and RAM with A13

Select even bank with A0

odd bank  $\overline{BHE}$





② Interface 2 chips of 16Kx8 EPROM and 2 chips of 32Kx8 RAM with 8086

Step 1: Find the no of address lines needed for ROM & RAM

ROM : no. of chips = 2

16K x 8 ROM

Total size = 32K

$$= 2^5 \times 2^{10} = 2^{15}$$

$\Rightarrow$  15 address lines

RAM : no. of chips = 2

32K x 8

Total size = 64K

$$= 2^6 \times 2^{10} \Rightarrow 2^{16} = 16 \text{ address lines}$$

Step 2: Find the starting & ending address for each

ROM: ending address = FFFFFH

$$\text{size} = \frac{32}{8} \text{K} = 2^{15}$$

$$\Rightarrow \begin{array}{cccc} \frac{1111}{57} & \frac{1111}{F} & \frac{1111}{F} & \frac{1111}{F} \end{array}$$

starting address = F8000H  
ending = FFFFFH

$$\begin{array}{r} \text{starting address: } \text{FFFFFFH} \\ \quad \quad \quad \text{7FFFFH} \\ \hline \text{F8000H} \end{array}$$

RAM: starting address = 00000H

$$\text{size} = \frac{64}{8} \text{K} = 2^{16}$$

$$\begin{array}{cccc} \frac{1111}{57} & \frac{1111}{F} & \frac{1111}{F} & \frac{1111}{F} \end{array}$$

starting address = 00000H  
ending = 0FFFFH

$$\begin{array}{r} \text{ending address} = \text{00000H} \\ \quad \quad \quad \text{FFFFFH} \\ \hline \text{0FFFFH} \end{array}$$

Step 2: Draw the memory map


	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
EROM	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
RAM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Step 4: Figure out the chip select lines

ROM - 15 address lines  $\Rightarrow$  A15 - A19 used for chip select

RAM - 16 address lines  $\Rightarrow$  A16 - A19 used for chip select





③ A circuit containing  $32KB$  of RAM is to be interfaced to an 8086 so that the first address of the RAM is at  $48000H$ .

What is the entire range of the RAM address?

Ans

Starting address =  $48000H$

Size =  $32KB = 2^{15}$

=  $\frac{111}{7} \frac{1111}{F} \frac{1111}{F} \frac{1111}{F}$

range =  $48000H$  to

$4FFFF$

ending addr =  $48000H$

$\frac{7FFFH}{4FFFF}$

check pg 5 on mpt pdf (has a longer 9)



2000  
playing  
display

## \* I/O Interfacing

There are 2 ways of interfacing:

(i) Memory mapped I/O

(ii) I/O mapped I/O




### Memory mapped I/O

### I/O mapped I/O

- |   |  |
|---|--|
| 1. 20 bit addresses   | 1. 8 or 16-bit addresses   |
| 2. The I/O ports or peripherals can be treated like memory locations so all instructions related to memory can be used for data transfer. | 2. Only IN and OUT instructions can be used for data transfer between I/O device & the processor.      |
| 3. data can moved from any register to port & vice-versa.   | 3. data transfer can happen only between the accumulator & the ports                                   |
| 4. when memory mapping is used for I/O devices, the full memory address space cannot be used for addressing memory.                       | 4. when I/O mapping is used for I/O devices, the full address space can be used for addressing memory. |
| 5. M/I/O is high  | 5. M/I/O is low.   |
| 6. I/O device data is also given to ALU   | 6. ALU operation, not directly applicable to input-output data.  |

Example - Design an 8086 interface & write ALP for displaying the count from 0 to 9 continuously in a 7 segment LED display. Select the port address suitably. Use I/O mapped I/O for interfacing.

Ans. if the port is 0A1H



0AH

0000 1010

ALP

```

L1: MOV AL, 00
L2: OUT 0AH, AL
    CALL DELAY
    INC AL
    CMP AL, 0A
    JZ L1
    JMP L2
    
```



## \* Parallel Communication Interface

1. Data Bus


→ Programmable Peripheral Interface - 8255

→ It is an I/O port chip used for interfacing I/O devices with a microprocessor.

### Features

- It has 3 8-bit directional I/O ports: Port A, Port B and Port C.
- It provides 2 8-bit bidirectional I/O ports - Port A, Port B & Port C.
- There are 8 modes of data transfer - simple I/O, handshake I/O and bidirectional handshake (more reliability)
- It also provides a bit reset mode to alter individual bits of Port C.

### Architecture





## Explanation of Architecture.

(9)

### 1. Data bus buffer

- An 8-bit bidirectional buffer used to interface the internal data bus of 8255 with the external system data bus
- It can send to 4 places :
  - data to Port A, B or C
  - command to the control word

### 2. Read/Write Control Logic

- It accepts addresses & control signals from the microprocessor.
- The control signals determine whether it is a read or write operation and also select / resets the 8255 chip
- The address bits  $A_1, A_0$  are used to select the port or control word register.

For 8255	For 8086	Selection
0 0	0 0	Port A
0 1	0 1	Port B
1 0	1 0	Port C
1 1	1 1	Control word

3. Group A control - controls Port A and Port C upper.

4. Group B control - ~~accepts~~ controls Port B and Port C lower.

## 5. Ports and Mode of operation

	Mode 0	Mode 1	Mode 2
	Simple I/O	I/O with handshake	Bidirectional data transfer mode.
P <sub>A</sub>	✓	✓	✓
P <sub>B</sub>	✓	✓	M <sub>1</sub> /M <sub>0</sub>
P <sub>C</sub>	✓	X sacrificed for handshaking	X handshaking

handshaking needs

4 additional lines

→ give 2 lines of port C to Port A (take upper)

2 lines of port C to Port A (take lower)

### \* 8255 Control Words

Commands come to the same address (86)

msb identifies command type : → 1 ⇒ I/O

→ 0 ⇒ BSR


#### A. I/O Command

For every port, you need to identify mode & direction of i/o

	mode of PA	P <sub>A</sub> dir	P <sub>C</sub> u dir	mode of port B	P <sub>B</sub> dir	P <sub>C</sub> L dir
↑						
operating in I/O mode	00 - m <sub>0</sub> 01 - m <sub>1</sub> 1X - m <sub>2</sub>	1 → i/p 0 → o/p	1 → i/p 0 → o/p	0 → m <sub>0</sub> 1 → m <sub>1</sub>	1 → i/p 0 → o/p	1 → i/p 0 → o/p

## B. BSR Command

11



during handshaking

only 3 lines are taken

from PC<sub>upper</sub> or PC<sub>lower</sub>

⇒ 2 lines are free - they can be controlled using the BSR mode, bit wise.

## Data Transfer using the 3 modes

① Mode 0  
-----  
- Port A & B are used as simple 8-bit bidirectional input ports.

→ Each port can be programmed as input or output ~~may~~ individually


② Mode 1 (Handshake I/O)

→ In mode 1, handshake signals are exchanged between the devices before the data transfer takes place.

→ Port A & B are used as 2 8-bit I/O ports, each port uses 3 lines from Port C for hand shake




# M1 - Input handshake





## Working


- The peripheral device places data on the port bus & informs by making the  $\text{STB}$  low
- The input port accepts the data and informs the peripheral to wait by making  $\text{IBF}$  high. This prevents the peripheral from sending more data to the 8255 (Data loss is prevented)
- 8255 interrupts the  $\mu P$  through the  $\text{INTR}$  line by setting it to high.
- The  $\mu P$  begins to read data by setting the  $\overline{RD}$  to low.
- As soon as it begins to read, the  $\text{INTR}$  is set back to high, so that there is no duplication of data
- Once all the data is read,  $\overline{RD}$  goes back to high
- $\text{IBF}$  goes to low, to indicate that the peripheral can send more data.



Pin Representation of Model Input Handshaking




# MI - Output Handshake





## Working,

- When the output port is empty, (indicated by a high on the  $\overline{INTR}$  line), the  $\mu P$  writes data on the output port by giving the  $\overline{WR}$  signal.
- As soon as  $\overline{WR}$  is given,  $\overline{INTR}$  is made low to prevent overwriting.
- Set 255 puts the data on the port and informs that data is available by making  $\overline{OBF}$  low.
- O/p device takes data, sets  $\overline{ACK}$  to low.
- Once o/p is complete, set  $\overline{ACK}$  &  $\overline{OBF}$  to high.
- Set  $\overline{INTR}$  to high, indicating to  $\mu P$  that is free for the next transfer.







### mod - Bidirectional Handshake I/O


→ This mode is primarily used in applications such as data transfer between 2 computers.

→ In this mode, Port A = bidirectional port  
Port B = mode 0 or mode 1

→ Port A uses 5 signals from Port C as handshake signals for data transfer.


→ The remaining 3 signals from Port C can be used either as simple I/O or as handshake for port B.

## Pin Representation




## Different Combinations of Mode I/O


Mode 2 & Mode 0 - Input




Mode 2 & Mode 0 - Output



Mode 2 & Mode 1 - Output



Mode 2 & Mode 1 - Input



## \* Timer Interface - 8253/8254


→ 8253/8254 = PIT = Programmable Interval Timer - used to produce delays by counting, a kind of hardware delay

→ The benefit is that the processor is still free to carry out other activities while 8253 does the delay/counting

→ 8253 has 3 16-bit down counters, 3 different delays can be produced simultaneously.

→ Since it has ~~has~~ 16-bit counters, it can count to FFFF (65,535)

→ Note - the data bus through which the count is to be passed is 8 bits - must be given in 2 cycles (lower bytes then higher bytes)



### Steps of Operation

- Load count into the reg in 2 cycles..
- Apply a clock pulse (CLK) - decides the frequency at which the timer decrements - used as a trigger to cause the next change
- To enable counting, set Gate to 1.
- Once the timer / counter is done - the 8253 notifies the  $\mu P$  by setting the Out ~~bit~~.

### Architecture

- The data bus buffer takes in the count value
- There are 3 counters, each with their own CLK, gate, out.
- Both the count & the command (relating to the mode of operation) can be given through the data bus.


$$\text{out} = \frac{1/p}{\text{count}}$$



→ Four address lines are needed to control the counters 1, 2, 3, 4

control word register.

→ The addressing is done with the read/write logic with the A<sub>1</sub> & A<sub>0</sub> pins.



### Control Word Format

Sc = select count

can give higher, lower or both bytes

mode selection (1 of 6)

Sc <sub>0</sub>	Sc <sub>1</sub>	Rw <sub>1</sub>	Rw <sub>0</sub>	m <sub>2</sub>	m <sub>1</sub>	m <sub>0</sub>	Bcd
-----------------	-----------------	-----------------	-----------------	----------------	----------------	----------------	-----

00 → C<sub>0</sub>  
01 → C<sub>1</sub>  
10 → C<sub>2</sub>

01 → LB  
10 → HB  
11 → Both

000 - m<sub>0</sub>  
001 - m<sub>1</sub>  
010 - m<sub>2</sub>  
011 - m<sub>3</sub>  
100 - m<sub>4</sub>  
101 - m<sub>5</sub>

1 = Bcd (dec)

0 = bin count (hex)

write a program to produce a sq. wave of 1 KHz from an input freq of 16.525 MHz

$$op = \frac{i/p}{count}$$

$$count = \frac{16.525 \times 10^6}{1 \times 10^3} \text{ (convert to hex)}$$

## 8253 Timer Modes

### Mode 0 - Interrupt on Terminal Count


(5)

→ Program counter to an initial value.

→ The counter counts down, reaches 0 & then stops.

#### Working:

- Load count into 8253 w/  $\overline{WR}$
- Set gate to high
- Begin count after count is loaded
- Set out to high (1), at terminal count





### Mode 1 - Programmable One Shot

(5)

→ Counting can be retriggered again and again with the help of the rising edge of the gate input

→ Note that in this case, when counting happens OUT moves from high to low & back to ~~low~~ as high again, once counting is done.






### Mode 2 - Rate Generator




- becomes a 'divide by  $n$ ' counter.
- Gate remains high throughout (only mode 2 is weird)
- during the terminal count, the OUT pin goes low for one clock period.




remember  $\text{count} = \frac{f_i}{f_{out}}$   $n = \text{value to be loaded}$

### Mode 3 - Square wave generator



- Similar to mode 2 except that the output is high for half the period and low for another half
- If the count is odd - the o/p will be high for  $(n+1)/2$  low for  $(n-1)/2$
- Gate is at high throughout






### Mode 4 - Software Triggered Strobe (S)

→ Counts down to terminal count and then gives a strobe output, i.e. the output goes to logical 0 for one clock pulse, and then goes back to logical 1.

→ gate is high as usual




### Mode 5 - Hardware Triggered Strobe (S)

→ Similar to mode 1, because the rising edge of the trigger input starts the counting of the counter.

→ called h/w triggered because the gate pin triggers the count

→ It is retriggerable, and count will start again if there is another rising edge.


→ for the strobe, OUT goes low for one clock pulse



# \* Interrupt Controller-8259

- 8259 is a programmable interrupt controller (PIC)
- It is used to manage interrupt requests
- It is used to increase the no. of interrupts
  - single = 8
  - cascaded = up to 64
- It can handle edge and level triggered interrupts
  - has a flexible priority structure
  - mask interrupts individually.
- It compulsorily has to be initialized to determine:
  - vector number
  - priority
  - masking
  - triggering

## Architecture





## Components

(23)

- 1) Interrupt Request Register (IRR) - has 8 interrupt lines  $IR_0 - IR_7$   
- set corresponding bit when interrupt request occurs on a line.
- 2) In-service register (ISR) - stores the level of the interrupt request which is currently being serviced
- 3) Interrupt mask register (IMR) - stores the masking pattern
- 4) Priority resolver - examines the IRR, ISR and IMR to determine which interrupt is of the highest priority
- 5) Control logic -  $INT$  - send interrupt to  $\mu P$   
 $\overline{INTA}$  - interrupt acknowledge

## Working?

1. One or more of the interrupt request lines ( $IR_0 - IR_7$ ) is set
2. The 8259 evaluates these requests and sends an  $INT$  to the CPU, if appropriate.
3. The CPU acknowledges the  $INT$  and responds with an  $\overline{INTA}$  pulse
4. Upon receiving the  $\overline{INTA}$  from the CPU group, the highest priority ISR bit is set, and the corresponding IRR bit is reset
5. The 8086 sends another  $\overline{INTA}$  pulse. On this second interrupt acknowledgement cycle, 8259 sends the interrupt vector byte of data to the CPU, which is a pointer of the interrupt to be processed
6. This completes the interrupt cycle.
7. The ISR bit is reset after the third  $\overline{INTA}$  pulse



## \* 8259 Command Modes

There are 2 command words in 8259


① Initialization command words (ICW<sub>s</sub>): Before normal operation

begin, each 8259A must be brought to a starting point.

There are 4 ICW<sub>s</sub>

② Operation Command Words (OCW<sub>s</sub>): They command the 8259A to operate in various interrupt modes. There are 3 OCW<sub>s</sub> (they are optional).


## \* 8259 Initialization Sequence



# ICWs

(26)

ICW1 = compulsory



ICW2 = compulsory = vector no. of IR0

N7	N6	N5	N4	N3	N2	N1	N0
----	----	----	----	----	----	----	----

$\rightarrow$  during initialization - it is sufficient to give the vector no. of IR0, the rest are taken in sequence

$\rightarrow$  it can be a no. ~~starting~~ ending with 0 or 8, if any no. in between is given - automatically round to 0 or 8

for eg. if IR2 = 42, then IR0 = 40

ICW3 - optional - used when cascaded mode is used.

ICW-3M -

S7	S6	S5	S4	S3	S2	S1	S0
----	----	----	----	----	----	----	----

if set to 1  $\Rightarrow$  slave  
0  $\Rightarrow$  not a slave


if slave - identify yourself  
000 - 007

ICW-3S

X	X	X	X	X	ID	ID	IP
---	---	---	---	---	----	----	----



ICW4 - optional (but must give if 8086)



1 = special fully nested mode


0 = not special fully nested mode

0X - nonbuffered  
10 - buf / slave  
11 - buf / master

1 = 8086  
0 = 8085


OCW5

OCW1



1 = mask  
0 = no mask

OCW2




rotation

end of interrupt

000 - 007 - IR<sub>0</sub> - IR<sub>7</sub>

OCW3



special mask mode

poll

00 - X  
01 - X  
10 - exit SNM  
11 - enter SNM

00 - X  
01 - X  
10 - read IRR  
11 - read ISR



	A0
ICW1	0
ICW2	1
ICW3	1
ICW4	1
OCW1	1
OCW2	0
OCW3	0


### \* 8259 Working Modes

#### ① Fully Nested Mode

- default mode - entered after initialization
- order interrupts from  $IR_0 - IR_7$
- write sequence of ops from architecture

#### ② Rotating Priority mode

- After an IR on a particular line is serviced, move it to the bottom, by rotation



### ③ Special mask mode

- to dynamically alter system priority structure
- For eg. may want to inhibit lower priority requests
- In special mask mode, when a mask bit is set at 0001, it inhibits further interrupts at that level, and allows interrupts at all other levels

### ④ Polled mode

- $\mu P$  asks 8259 if there are any interrupts
- In response, the 8259 gives back a poll word
- can be achieved by setting  $P=1$  in OCW3

### \* 8279 Keyboard Display Controller

### \* 8237/8257 - DMA Controller

- DMA is a process by which an external device takes over control of the system bus from the CPU.
- DMA is used for high-speed data transfer from/to mass storage peripherals.
- Blocks of data is transferred directly between memory & the peripherals.
- The data doesn't go through the microprocessor but the data bus is occupied.





## \* DMA Controller

(29)


A DMA controller interfaces with several peripherals that may request DMA.

→ The DMA controller used with 8086 is the 8257/8237 programmable device.

→ It is a 4-channel device.

→ Each channel is capable of dedicated to a specific peripheral device and capable of addressing 64 K bytes section of memory.

### \* Architecture



## Working?

1. An I/O device requests the DMAC, to perform DMA transfer, the DREQ line
2. The DMAC in turn sends a request signal to the  $\mu P$  through the HOLD line
3. The  $\mu P$  finishes the current machine cycle & releases the system bus.
4. It acknowledges receiving the HOLD signal through the HLDA line
5. The DMA acquires control of the system bus. The DMAC sends the DACK signal to the I/O peripheral & DMA transfer begins
6. After every byte is transferred, the address register is incremented, and the count register is decremented.
7. This continues till the Terminal Count
8. The system bus is released by the DMAC by making HOLD=0  $\mu P$  takes control of the system bus & continues its operation

## \* 8237 Registers

### 1. Current address registers

- one 16-bit register for each channel
- holds address for current DMA transfer

### 2. Current word register

- keeps the byte count
- generates the terminal count when the count goes from 0-FFFF signal



3. Command register - used to program 8257

(31)

1. Mode register

→ program each channel to:

- (i) read or write
- (ii) autoincrement / autodecrement the address
- (iii) autoinitialize the channel

Request register - for software initiated DMA

Mask register - disable a specific channel

status register

Temporary register - used for memory to memory transfers

### Types of Data Transfer

8237 supports 4 types of data transfer

1. Single cycle transfer

- only single transfer takes place
- useful for slow devices

2. Block transfer mode

→ transfers data until TC is generated or external  $\overline{EOP}$  signal is received

3. Demand transfer mode

→ similar to block transfer mode

→ In addition to TC and EOP, transfer can be terminated by deactivating DREQ signal

4. Cascade mode

→ useful to expand no. of channels beyond 4,



## Serial Communication Interface - 8251

①

### \* Serial vs. Parallel Data Transfer

#### Serial

→ uses a single line  
data

#### Parallel

→ uses an n-bit data line

### \* Synchronous vs. Asynchronous

→ Asynchronous transfer does not require a clock signal. However, it transfers extra bits (start & stop bits) during data communication

→ Synchronous does not transfer extra bits. However, it requires clock signal!

### \* 8251 USART


→ The 8251 USART - Universal Synchronous Asynchronous Receiver Transmitter is capable of implementing either an asynchronous or synchronous serial data communication

→ The 8251 can:

(i) receive parallel data from CPU & transmit serial data after conversion

(ii) receives serial data from the outside & transmits parallel data to the CPU after conversion.

## \* SQ51 Architecture



Data Bus Buffer - an 8 bit bidirectional data bus, that

- (i) gets control words & transmits data from the CPU
- (ii) sends status words & receives data from the CPU

CLK - internal device timing

$\overline{WR}$  /  $\overline{RD}$  - active low signals for reading & writing

$\overline{C/D}$  - select whether to send data or command & status words

$\overline{CS}$  - chip select



## Transmission

TXD - output terminal for sending data

TXRDY - indicates that the 8251 is ready to accept a transmitted character

TXEMPTY - indicates all characters have been transmitted

TXC - determines transfer speed of transmitted data.

## Reception

RXD - terminal that receives serial data

RARDY - indicates that 8251 has a character that is ready to READ

RXC - determines the transfer speed of received data.

SYNDET/BD - function changes according to mode

(a) In internal synchronous mode

- set at high if sync characters are received
- if a status word is read, the terminal will be reset

(b) In external synchronous mode

- high ⇒ 8251 starts receiving data characters

(c) In Asynchronous mode

- high → when a break character is detected.

## Modem Control

DSR - i/p port for modem interface

DTR - output port for modem interface


CTS - control a transmit circuit - input terminal

RTS - control reception - output terminal

### \* Configuration Modes of 8251

$\overline{CS}$	$C/\overline{D}$	$\overline{RD}$	$\overline{WR}$	operation
0	1	0	1	command read ⇒ status → CPU
0	1	1	0	command write ⇒ control word ← CPU
0	0	0	1	data read ⇒ CPU ← data.
0	0	1	0	data write ⇒ CPU → data.

### \* Initialization of 8251






# \* Modes of operation of 8251

(5)


1. Mode Instruction - setting a function
2. Command - setting of operation
3. Status Word - to see internal status

## ① Mode Instruction


### Asynchronous



### Synchronous



## ② Command word



### ③ Status Word

DSR	Synchk	FE	OE	PE	TXempty	RXready	TXrdy
-----	--------	----	----	----	---------	---------	-------

## \* 8251 Programming

### A. Initialization of 8251

// move command register address into DX

```
MOV DX, 0FFFAH
```

// dummy command to ensure that is used to ensure that the device is in the command instruction format

```
MOV AL, 00H
```

```
OUT DX, AL
```

```
MOV CX, 2
```

```
D0: LOOP D0
```

```
OUT DX, AL
```

```
MOV CX, 2
```

do this 2 more times  
(delay)

```
D1: LOOP D1
```

```
OUT DX, AL
```

```
MOV CX, 2
```



// do internal reset

D2: LOOP D2

~~MOV~~ MOV AL, 40H

OUT DX, AL

MOV CX, 2

// set command word

D3: LOOP D3

MOV AL, C7

(see <sup>command</sup>~~status~~ word)

OUT DX, AL

## B. Transmitting Data using Polling Mode

MOV DX, 0FFF2H

Test1: IN AL, DX

AND AL, 81H

→ see status word

CMP AL, 81H

set DSR & TXRDY

JNE Test1:

MOV DX, 0FF0H

MOV AL, data to send

OUT DX, AL

## c. Receiving Data using Polling Mode

mov dx, 0FF52H

Test 2:  
IN AL, DX  
AND ~~AL~~ AL, 02H

~~AND AL,~~

JZ Test 2

mov dx, 0FF50H

IN AL, DX

see status word


set DSR = 0

RXRDY = 1

← get data

## \* 8279 Keyboard Interface

Interfacing with 8086



## 6.2 Polling Mode & Interrupt Mode to Read a Key Press

9

### Polled Mode

C2 = control register

mov BX, 1100 ← reg to store input CO = data register.

Test: IN AL, C2

TEST AL, 07

JZ Test

Keep checking for a key press

mov AL, 40 ← read FIFO RAM

OUT C2, AL

IN AL, CO ← take input & store CO = data register

mov [BX], AL ← move to register

HLT

D5, D6, D7 used to set

### Interrupt Mode

// Initialization mode.

mov AL, 00

mov [90], AL

// Interrupt Routine

PUSH SI

PUSH AX

PUSH E

mov SI, 1901

mov [90], 40 → read FIFO

DEC SI

mov AL, [SI]

AND AL, 3F

mov [2500], AL

mode

D7 D6 D5

0 0 1 - clock

0 1 0 - read FIFO

0 1 1 - read display

1 1 0 - clear FIFO






①

CAT-2 - Q8

ROM 122	F0000 - FFFFF
RAM 122	D0000 - DFFFF
RAM 324	E0000 - EFFFF

$$\Rightarrow A_0 - A_{15} \quad (A_0 \text{ for } C_5)$$
[illegible]





## 8255 Questions


(3)

### CAT-2 Q2


Identify the 8255 BSR mode control word for setting PC7.

Ans.

Format



The control word is:



### ② CAT-2 Q5

Identify the status of PORT C in 8255 after executing the following

8086 code snippet.

```
mov AL, 80
```

```
out control-reg-addr-of-8255, AL
```


```
mov AL, 0F7
```

```
out port-C-addr-of-8255, AL
```

```
mov AL, 07
```

```
out control-reg-addr-of-8255, AL
```


Ans Line1 : mov AL, 80



Initialize, and I/O control word



Line 2: `mov AL, 0F7`




Initialize ~~port~~ I/O control word

set to mode 2

port c upper is set to ~~input~~ output mode

port c lower is set to output mode.

Line 3: `mov AL, 07`



set to BSR mode

set PC 3


## 8255 Interfacing Questions

Construct a system that interfaces 8255 with 8086 to display the count of even numbers in BCD format after examining an array of 16 eight bit numbers available in memory to seven segment displays connected to port A and port B. Use memory mapped I/O for interfacing & assume the port addresses as Port A = 08000, port B = 08001, port C = 08002, Control reg = 08003, PS = 0000. Explain the system design along with 8086 ALP and explain the changes required if the solution demands I/O mapped I/O

Ans For memory mapped I/O - control word = 20 bits


$$CW = 08003 = 0000 \ 1000 \ 0000 \ 0000 \ 0011$$

Block diagram





## Assembly Program



# Initialize the control register

mov dx, 08003H

mov al, 80H

mov  
~~out~~ dx, al

1=i/p  
0=o/p

= 80H

# Initialize an array of 8 bit numbers

mov si, 1000H

mov cx, 16

mov al, 0 #set counter

count\_loop:

mov dl, [si]

and dl, 01 #check if even

jnz NOT\_EVEN

inc al

NOT\_EVEN:

inc si

loop count\_loop

#convert Hex to BCD

mov ah, 00

mov bl, 64

div bl

AX ← AX ÷ BL

AH = Q

AL = R

mov dl, al

mov al, ah

→ move remainder to DL

→ move quotient to AH

MOV AH, 00

AH, AL

0000 XXXX

MOV BL, 0A

DIV BL

~~AH~~

AK

remainder quotient

MOV CL, 04

ROR AL, CL

rotate move around by 4

~~0A~~ ~~AH~~

# moving results to output

MOV DX, 08000H

MOV BH, AH

OUT DX, BH

MOV DX, 08001H

MOV BL, AL

OUT DX, BL

HLT

---



Q2. Construct a system that interfaces 8255 w/ 8086 to display the counting sequence in BCD using 7 segment LED displays connected to port A and B. The system should act as an up counter when the switch connected to PC7 is 0 & as a down counter when it is logic 1. The counter counts from  $(00)_{10}$  to  $(99)_{10}$ . Use I/O mapped I/O.

Port addresses: A = 8000  
B = 8001  
C = 8002

Control reg = 8003.

Explain the design w/ 8086 ALP & explain changes if memory-mapped I/O

Ans

~~MOV~~ MOV DX, 8003H

IN AL, 80H

OUT DX, AL

MOV SI, 0000H

MOV DI, 0099H

MOV DL, 0000H

REP

count-loop

MOV DX, 8002H

IN AL, DX

AND AL, 0H

JNZ down-counter:

up-counter: <sup>call</sup>  
~~JMP~~ output  
INC SI  
CMP SI, DH

JAE ~~output~~ reset

down-counter:

<sup>call</sup>  
~~JMP~~ output  
DEC SI  
CMP SI, DL  
JB reset

reset:

MOV SI, PL  
JMP count-loop

output:

MOV AH, 00  
MOV AL, SI

MOV BL, 64  
DIV BL

MOV DL, AL  
MOV AL, AH

MOV AH, 00  
MOV BL, 0A  
DIV BL

MOV CL, 04  
ROR AL, CL

Output

mov dx, 08000H

mov bh, ah

out dx, bh

mov dx, 08001H

mov bl, al

out dx, bl

HLT