
Unit-2

* Modes of Operation of 8086 (Minimum 2 Maximum Mode)

A. [Minimum Mode

>> 8086 works inminmode when MN/MX = 1. In this made, 8086 is the only processor in the system.

Diagram



Clock - The clock is provided by the 8284 clock generator.

Addresses - Addresses from the 8086 are given to the 8282 S-bit latch

The address bus is of RO bits > use 3 8282 latetos

- ALE is connected to the STB.

Data - The data bus is driven through the 8-bit 8286 transreceiver.

-> The data bus is of 16 bits => use 2 8286s,

The transreceiver decides whether to receive or transmit signals based on the DEN 2 DTR signals.

This is connected to the DE on the 8286.

- DTIR is connected to T.

DEND DT IR

NO action at all since DEND is disabled

O D Treceive data

O I Transmit data

Control & ignals -> The different operations that can be performed are the memory read ... The memory write I read

These operations are chosen by decoding the MITO, RD and WR signals.

Ilo write.

MITO, RO and WR signals are decoded using a 348 decoder like the IC 74138.

Direct Memory Access - done using the HOLD & HLDA signals to make and respond to bus requests


Interrupts - There are pins for nomI, INTRAND INTA- lines

* Timing Diagrams for Minimum Mode


write operations

Steps: There are 4 T states, which are:

- (i) Processor gives address
- (ii) Processor gives Ro (orwiring date) asking for data (orwining date)
- (iii) Data comes from the momory (Data goes out of memory)
- (iv) Processor captures and stores the data (Accessor writes all the data)



Diagram



-> 8086 works in maximum mode when MN/MX = 0 -> Additional processors like 8087 / 8089 can be connected. Clock -> The clock is provided by the 2084 clock generator.

Addresses -> Addresses from the address bus is Rakhad to the

-> There are 20 lines, so 3 latches are needed

The address eath enable (ALE) is given from the bus controller.

- Data -> The data bus is driven through the 8-bit Eas6
 hansreceiver.
 - -> Since the data is of 16 bit two such transreceivers are needed.
 - Data transfer is enabled by the DEN signal.
 - -> The direction of the data is controlled by the DT/R signy
 - -> DER is connected to DE and DTR is connected to T

Both DEN and DTIR are given by the 8288 bus controller.

Control Signals - generated by decoding the \$2,51 and so signals.

Some possible operations are: (1) INTA

(ii) IORC

(iii) IOWC

(ii) AIOWC

CITANIE

(VI) MRDC

(vii) MLOTE


-> The Sz, Si, So signals are decoded through the 8288 bus controllar


Bus Arbitration - done with the RTO/GITO & RTI/GITI, lines
TRTO/GITO has the higher priority

- The INTA line is present in the 8288 bus controller.

> In general, the max mode circuit is more complex than the min made, but since it supports multiprocessing, it gives a better performance.

* Timing Diagrams for Maximum mode





- To multiprocessor configuration, multiple sets of processors can execute instructions simultaneously.
- -> There are 3 multiprocessor configurations:
 - (i) coprocessor configuration
 - (ii) closely coupled configuration
 - (iii) Coosely coupled configuration

A. Coprocessor Configuration

- A coprocessor can perform the same tasks as that the microprocessor, albeit much more quickly.
 - -> It reduces the workward of the main processon.

The coprocessor shares the same memory To system, bus (9)

Example - 8086 can be connected to the math coprocessor, which can perform complex mathematical operations easily.

Connecting the Processor and Coprocessor

-> connected via the TEST, ROLGIT and QSO 2 Qs, signals

- (i) TEST of processor >> BUSY of coprocessor
- (ii) other pins have the same name on both the processor and coprocessor.
- TEST checks the status of the coprocessor -whether it is busy or idle.
- The ROLL of is used for bus arbitration.
- The coprocessor uses as and as, to check the status of the queue of the host processor.

B. Crosery Coupled Configuration

- Similar to the coprocessor configuration - both share the some memory, Ilo system bus, control wais clock general.


However, the coprocessor 2 host processor fetch and execute their own instructions. The system bus is controlled by the coprocessor and host processor independently.

c. Loosely Coupled Configuration

- connected through a common system bus.
- which are all connected through a local bus.
- The clocks of all the devices are of similar frequency, but are asynchronous in nature.
- Fach module is capable of being the bus master.
- This results in an improved degree of concurrent processing

Advantages

- increased afficiency
- parallel processing.
- Thereible system structure i.e the failure of one module doesn't cause the whole system to fail, the faulty module alone




A. Daisy Chaining

There is a bus controller to monitor bus busy and bus request signals.

The bus controller sends a bus grant to a master each master either Reeps the service or passes it on.

The bus controller is responsible for synchronizing the clocks.

The master releases the bus busy signal when it is finished.



Advantages

- (i) simple and cheap
- (ii) requires the least no. of lines, which is independent of the number of masters in the system


Disadvantages

- (1) propagation delay is proportional to the number of masters
- (ii) priority of a master is fixed by its physical location
- (iii) failure of one system causes the whole system to fail

B. Polling


- This method uses a cet of lines sufficient to address each module
- In response to a bus request, the controller generates a sequence
 - of module addresseq.

- when a requesting module recognizes its address, it activates the busy line and begins to use the bus.
- The controller stops generating addresses when the busy line is activated.



Advantages

- in the controller.
- If one module fails, the entire system does not failed
- c. Independent Requesting
- Each module has a separate pair of bus request and bus grant lines.
- Each pair has a priority assigned to it.
- The controller includes a priority decoder, which selects the request with the highest priority, and returns the corresponding grant signal.
- The priority can be fixed priority or rataling priority?



Advantages - (i) since there are separate BRQ 2 BG line, arbitration is fact and does not depend on the number of masters in the system.

Disadvantages - requires a large number of the (BRQ & BG lines)

(2 * n signals for n modules)

* The 8087 Coprocessor.

- -> Using a general purpose microprocessor such as the scale to perform mathematical operations such as log, sin exc. Is very time consuming for the CPU
- The 8087 is a math co-processor that can be interfaced with the 8086, to do floating point operations
- buses and memory resources.
- The 8086 marks 80801 Floating pt. operations as Esc inst.


 so that the 8087 can execute them.
- The 8086 operates in maximum made when caupted with the 8087.

- (ii) connect INTA of 15+2 application
- (VI) connect TEST, QSI, QSO & RQO | GITO PINO
- (vii) connect SP/En of and bue controlled to whom quie of hans roceiver





- -> ESC is used as a prefix for 8087 instructions
- Once 8087 begins execution, it makes the Busy olphigh, which is connected to the TEST pin of the HP.
- -> while 8087 is executing its instruction, 8086 moves on with the next instruction. Hence multiprocessing takes pace.
- TF 8086 requires the result of the 8087 operation, it first executes the wait state.
- high, MP enters the wartstate. It comes out only cohen the sost has finished its execution.


* Flowchart



Develop a masm program for Floating point addition using 8087 and illustrate the status of the stack after executing each instruction. CAT-2 & End-sem Q - Initialize stack Finit Ans Colls ul X pool -Fld X - wad 4 in stro) (now stro)=4 and Fla 4 STLI)=X) wad Z in Stro) Fld Z (now ST(0)=Z, ST(1)=4, ST(2)= X) ST(1) -> add 4 to 2 & store (OITE NI JING) ST(2) -7 add x to (4+2) and save in sT(0) sum - store the sum instio) Stack 4 FLD Z (1) finit = ST(0) (2) fld X> FADD STID), STIL) STLO) 7+2 STIO) (3) FLD 4 => STID)








*8089- IO Processor

and the CPU.

→ IIO processors communicate with input and output devices through separate address, data and control lines

This relieves the CPU of IIO device choves.



(1)

By the microprocessor

- Thy means of DNA where dota can be transferred
- That the microprocessor still needs to set up the device controller, initiate the DNA operation and examine the post hansfer status after the completion of each DNA operation.

Ito handled by the IDP

This increases the system speed

* Features of the 8089 IDP

- -> can fetch and execute its own instructions
- -> can also perfam arithmetic, branching & logical instructions
- The IDP does all the work in terms of device setup, programmed
- The IOP can transfer data from an 8-bit source to a 16-bit doshination & vice versa.
- Ocate a program sequence, called a channel program



- 1. Block Transfer Commands move block data to IDP swap pages in and out of physical memory
- a. Anithmetic, Rogic & Branch Instructions manipulate data so that
 the process time for the CPU is shortened
- 3. Control command controls hardware rewind the tape on a drive |

