

Microprocessors and Interfacing

Unit 1 mm

The 8086 Microprocessor m m m m m m m m

Introduction to 8086 - Microprocessor Architecture - Addressing modes - Instruction set and assembler directives - Assembly language programming - Stack - procedures - macros - Interrupts and interrupt service routines - byte and string manipulation

* Introduction to 8086

- The Intel 8086 is a 16-bit microprocessor that is intended to be used in the CPU in a microprocessor.
- The ALU, internal registers & most of its instructions are designed to work with 16-bit binary words.
- The 8086 has a 16-bit data bus, so it can read data / write data to memory and ports either 16 or 8 bits at a time.

* Architecture


- The 8086 CPU is divided into 2 independent functional parts, the bus interface unit or BIU, and the execution unit or the EU.
- BIU : sends out addresses
fetches instructions from memory
reads, data from ports & ports
writes

EIU → tells BIU where to fetch instructions from

45

→ decodes instructions

→ executes instructions



Bus Interface Unit

Segment Registers
ES CS SS DS IP

→ has 5 16-bit registers, namely ES, CS, SS, DS and IP

→ obtain starting address from ES, CS, SS, DS
offset is given by IP

→ The memory is of 1MB, the registers are of 16 bits
(20 bits)

→ To calculate the physical address, left-shift starting address by 1, and add the offset

for eg.

$$\begin{array}{ll} CS = 1A1A & \text{Offset} = 1B1B \\ \text{left shift} \Rightarrow 1A1A0 & \end{array}$$

$$\begin{array}{r} \Rightarrow 1A1A0 \\ \quad 1B1B \\ \hline 1BCBB \end{array}$$

Instruction pointer - holds the 16 bits address of the next code byte in the segment (offset) value. This must be added to the segment base address in CS to produce the required 20-bit physical address

Instruction Queue
~~~~~ ~~~~

- To speed up program execution, the BIU fetches 6 instruction bytes ahead of time from the memory.
- These are held in a group of registers called queue.

### Execution Unit (EU)


ALU  
~~~~

- 16 bits, responsible for addition, subtraction, AND, OR, XOR, incrementation, decrementation, complement and shifting.

Flag Register
~~~~~

- A flip which indicates some condition produced by the execution of an instruction.

- Flag register has 9 active flags,



## General Purpose Registers

### (i) AX

- accumulator register
- used in arithmetic, logic and data transfer instructions as it generates the shortest machine language code
- must be used in multiplication and division operations
- must be used in I/O operations

### (ii) BX

- base register
- serves as an address register

### (iii) CX

- count register
- used as a loop counter
- used in shift and rotate operations

### (iv) DX

- data register
- used in multiplication & division
- also used in I/O operations

## Pointer and Index Registers

- All of the segment registers are 16-bits. But it is necessary to use a 20-bit physical address on the address bus.
- One or more register is associated with each segment register.

These are SP, BP, SI and DI

SP = stack pointer

- used with CS to access the stack segment

BP - base pointer

(5)

→ used to access data on the stack

→ can be used to access data in other segments

SI - source index register

→ required for some string operations

→ points to memory locations in the data segment addressed by the DS register

→ uses

DI : destination index register

→ required for some string operations

→ points to memory locations in data segment addressed by the ES register

Note = SI and DI may be used to access data stored in arrays


\* Intel 8086 - Pin Diagram

→ The 8086 microprocessor contains 40 pins

→ It operates in 2 modes - minimum & maximum mode.

→ The minimum mode is a single processor configuration while the maximum mode is a multiple processor configuration.

→ Due to this, 8 pins - Q4 to Q2 are assigned different configurations separately according to the 2 modes.



V<sub>CC</sub> = Pin 40 - External power supply of +5V

V<sub>SS</sub> = Pin 12 200 - ground - direct extra current of the microprocessor to the ground

AD<sub>0</sub> - AD<sub>15</sub> - Pin 2-16 and 39 - multiplexed address and data bus.

(The 8086 microprocessor has a 20-bit address bus and a 16-bit data bus. So the 16 lines of the address and data bus are multiplexed together, to reduce the number of lines inside the IC.)

→ At a particular instant, either data or address will be transmitted by the bus.

A<sub>16</sub> | S<sub>3</sub>, A<sub>17</sub> | S<sub>4</sub>, A<sub>18</sub> | S<sub>5</sub> and A<sub>19</sub> | S<sub>6</sub> - Pins

(7)

35 - 38

- Out of 20 address bits, 4 are present in the multiplexed form with the status signals.
- In case of memory operations, these pins act as an address bus and contain the memory address of any particular data or instruction.
- However, during I/O operations - those pins are low and shows the status of the processor.
- The signal at S<sub>3</sub> and S<sub>4</sub> show the segment that is currently accessed by the microprocessor.

S <sub>3</sub>	S <sub>4</sub>	STATUS
0	0	ES
0	1	SS
1	0	CS or idle
1	1	DS

S<sub>5</sub> → when enabled, serves as an interrupt flag

S<sub>6</sub> → shows the status of the bus master - i.e if 8086 is the bus master or if any other device is acting as the bus master.

0 ⇒ 8086

1 ⇒ other processor.

BHE' | S<sub>7</sub> - Pin 34 = Bus High Enable

→ combination of BHE & S<sub>7</sub> status informs about the existence of data on the bus.

BHE	S7	STATUS
0	0	All 16 bits will be accessed
0	1	upper byte accessed
1	0	lower byte accessed
1	1	none or idle status

### MN/MX' - Pin 33

→ shows whether the processor is operating in the min or max mode


min → 0

max → 1

RD' - Pin 32 → An active low signal that shows that the microprocessor is performing read operation with either the memory or I/O devices.

CLK - Pin 19 → provides timing to the internal operations being executed inside the processor.

NMI - Pin 17 - Non-maskable interrupt, uncontrollable interrupt generated inside the processor. When NMI occurs, there is an ISR generated by the interrupt vector table.



TEST - Pin 23 - shows the wait instruction. Whenever a low signal at this pin occurs, then the processing inside the processor continues, else remains idle.

INTR - Pin 18 - INTR = interrupt request. After

each clock cycle, the processor samples the INTR, if high, then the processor controls that interrupt internally.

READY - Pin 22 - used by peripherals & memory devices to show the readiness for the next operation.

RESET - Pin 1 - resets & terminates recent task.

\* Pins in Minimum Mode.

INTA' - Pin 24 = interrupt acknowledgement

ALE - Pin 25 = address latch enable

DEN - Pin 26 = data enable - separates data from the multiplexed address and data bus.

DT/R' - Pin 27 - whether data is getting transmitted or received

↓	high	↓	low
---	------	---	-----

M/I/O' - Pin 28 - whether a processor is performing an operation with memory or I/O devices

↑	↓
high	low

HOLD - Pin 31 - When an external device enables this pin

HLDA - Pin 30 - response to hold request

\* Pins in Maximum Mode

S0', S1', S2' - Pins 26-28 - handling of interrupts

$S_0$	$S_1$	$S_2$	Status
0	0	0	INTA
0	0	1	read I/O
0	1	0	write I/O
0	1	1	halt
1	0	0	code access
1	0	1	read memory
1	1	0	write memory
1	1	1	none - passive

$Q_{S_0}$  and  $Q_{S_1}$  - Pin 24 225 → indicate the status of the 6 byte pre-fetch queue

$Q_{S_0}$	$Q_{S_1}$	Status
0	0	no operation
0	1	first byte from queue
1	0	empty queue
1	1	subsequent byte from queue

$LOCK'$  - Pin 29 - when a single processor is accessing the buses and peripherals, then it locks the resources used by it - no other entity can access it

$REQ/GTO'$  and  $RD/GTI'$  - Pin 30 231 - request and grant permission for accessing the buses, memory & peripherals

## \* Addressing Modes

Group I - Addressing modes for register and immediate data.

### 1. Register Addressing

The instruction will specify the name of the register which holds the data to be operated by the instruction.

Example: `MOV CL, DH`

The content of 8-bit register DH is moved to another 8-bit register CL.

### 2. Immediate Addressing

An 8-bit or 16-bit data is specified as part of the instruction.

Example: `(DL) ← 08H`

or `(AX) ← 0A9FH`

Group II - Addressing modes for memory data.

3. Direct Addressing: The offset of the memory location at which the data operand is stored is given in the instruction.

Example: `MOV BX, [1354H]`

→ The square brackets around the  $1354H$  denotes the contents of the memory location. When executed, this instruction copies the contents of the memory location into the BX register.

→ The addressing mode is called direct because the displacement of the operand from the segment base is specified directly.

### Physical Address Calculation

seg: offset = 89AB: F012

⇒ 89AB0

F012

98AC2

#### 4. Register Indirect Addressing

- The name of the register which holds the effective address (EA) is specified in the instruction.
- Registers used in EA to hold EA are BX, BP, DI and SI.
- The content of the DS register is used for base address calculation.

##### Example

MOV CX, [BX]

operations

$$EA = (BX)$$

$$BA = DS \times 16_{10}$$

$$MA = BA + EA$$

$$CX \leftarrow (MA)$$

or CL  $\leftarrow (MA)$

and CH  $\leftarrow (MA+1)$

#### 5. Based Addressing

- In based addressing, BX or BP is used to hold the base value for effective address and a signed 8-bit or unsigned 16-bit displacement will be specified in the instruction.
- In case of 8-bit displacement, it is sign-extended to 16-bit before adding to the base value.
- When BX holds the base value, the 20-bit address is calculated from BX and DS.
- When BP holds the base value, BP and SS are used.

Example:  $\text{MOV AX, [BX + 08H]}$

Operations: Sign extend  $08H$  to  $0008H$

$$EA \leftarrow (BX) + 0008H$$

$$BA \leftarrow (DS) \times 16_{10}$$

$$MA \leftarrow BA + EA$$

$$AX \leftarrow (MA) \quad \text{or} \quad (AL) \leftarrow (MA) \text{ or}$$

$$(AH) \leftarrow (MA+1)$$

## 6. Indexed Addressing

→ SI or DI registers are used to hold an index value for memory data and a signed 8-bit or unsigned 16-bit displacement will be specified in the instruction

→ Displacement is added to the index value in SI or DI register to obtain the EA.

→ In case of 8-bit displacement, it is sign-extended to 16-bit before adding to the base value

$\text{MOV CX, [SI + 0A2H]}$

Operations:

sign extend  $A2H$  to  $FFA2H$

$$EA = (SF) + FFA2H$$

$$BA = (DS) \times 16_{10}$$

$$MA = BA + EA$$

$$(CX) \leftarrow (MA) \quad \text{or}$$

$$(CL) \leftarrow (MA)$$

$$(CH) \leftarrow (MA+1)$$

## 7. Based Index Addressing

→ The effective address is computed from the sum of a base register (BX or BP), and an index register (SI or DI) and a displacement.

$\text{MOV DX, [BX + SI + 0AH]}$

### Operations:

$0AH \rightarrow 000AH$  (sign extended)

$$EA = (BX) + (SI) + 000AH$$

$$BA = (DS) \times 16^{10}$$

$$MA = BA + EA$$

$$(DX) \leftarrow MA \quad \text{or}$$

$$(DL) \leftarrow MA$$

$$(DH) \leftarrow (MA + 1)$$

## 8 String Addressing

→ Employed in string operations to operate on string data.

→ The effective address (EA) of the source data is stored in the SI register and the EA of the destination is stored in the DI register.

→ Segment register for calculating the base address of source data is DS and that of the destination data is ES.

### Example      $\text{MOVS BYTE}$

source addr:     $EA = (SI)$

$$BA = (DS) \times 16^{10}$$

$$MA = BA + EA$$

destination addr:

$$EA_E = (DI)$$

$$BA_E = (ES) \times 16^{10}$$

$$MA_E = BA_E + EA_E$$

$$(MA_E) = (MA)$$

If DF = 1       $(SI) \leftarrow (SI) - 1$  and  $(DI) \leftarrow (DI) - 1$

If DF = 0       $(SI) \leftarrow (SI) + 1$  and  $(DI) \leftarrow (DI) + 1$

### Group III - Addressing modes for I/O ports

#### a. Direct Port Addressing

→ An 8-bit port address is directly specified in the instruction

Example: IN AL, [09H]

Ops

$$PORT_{addr} = 09H$$

$$(AL) \leftarrow (PORT)$$

Content of port with address 09H is moved to the AL register

#### b. Indirect Port Addressing

→ The instruction specifies the name of the register which holds the port address

→ 16-bit port address stored in DX register

Example : OUT [DX], AX

$$\text{Ops: } PORT_{addr} = (DX)$$

$$(PORT) \leftarrow (AX)$$

Content of AX is moved to port whose address is specified by the DX register.

## Group IV : Relative Addressing mode

### 11. Relative Addressing mode

→ In this addressing mode, the effective address of a program instruction is specified relative to the IP by an 8-bit signed displacement.

Example : JZ 0A1H

ops      0A<sub>H</sub> → 00000A<sub>H</sub> (sign-extend)

IF ZF=1 then

$$EA = (IP) + 000A_H$$

$$BA = (CS) \times 16^{10}$$

$$MA = BA + EA$$

ZF = 1 → jump to new address

ZF = 0 → next inst is executed

### 12. Implied Addressing

→ Instructions using this mode have no operands.

→ The instruction itself will specify the data to be operated by the instruction

Example : CLC

This clears the zero flag to zero

## \* Assembler Directives

- Instructions to the assembler regarding the program being executed.
- controls generation of machine code & organization, but no machine code is generated for the assembler directives
- called pseudo instructions
- used to:
  - (i) specify start & end of program
  - (ii) attach value to variables
  - (iii) allocate storage to I/O data
  - (iv) define start & end of segments, procedures & macros

① DB - define byte - reserves 8 bits

<varname> DB <value>

myvar DB 42H

② DW - define word - reserves 16 bits - reserves two consecutive memory locations to each word

<varname> DW <value>

③ segment , ends - defines beginning & end of segment

mysegment SEGMENT

:

mysegment ENDS

(4)

ASSUME - tells what segment is what

eq. ASSUME DS: mysegment

→ shows that mysegment is supposed to be DS

(5) ORG - origin

whatever is written below it will start from the offset address

eq. ORG 2000H (offset by 2000H)

(6) END - terminate a program - statements after END are ignored.

(7) EVEN - informs assembler to store program starting from an even address

(8) EQU - associate a value to a var

eq. A equ 25H

creates a constant

equivalent to #define inc

when equ 2 when  
db/dw ?

If something changes, make it  
a variable, assembler gets  
the address.

equ will fetch value  
(saves time)

(9) PROC - stands for procedure - used to define a function

eq. proc myfunction

:

call proc with

'call <procname>'

endp myfunction

(10) Macro - used to define a macro

19

eq. macro mymacro

:

call macro simply

:

by name

endm

mymacro

(11) NEAR | FAR -



↳ inter segment calls

intra

segment calls

eq. ADD\_NUMS PROC NEAR

:

ADD\_NUMS END P

(12) SHORT - reserves one memory location 8 bit signed  
displacement in jump instructions

eq. JMP SHORT mydisp

(reserves one memory location for 8-bit displacement  
named my disp)

rom  
nibus  
er  
wer  
dlo

## \* Differences between a procedure <sup>vs macro</sup>

### PROC

### MACRO


1. program goes to proc to execute and then returns	1. macro code pasted into program
2. advantage of proc - overall code length decreases	2. code length increases
3. requires a push & pop (CS = IP) - causes overhead	3. no push & pop $\Rightarrow$ no overhead
4. requires a stack	4. doesn't need stack
5. proc uses branching, pipelining fails, slows down	5. Pipelining doesn't fail
6. use a macro if there's a loop	6. use proc if code is being used too many times
7. invoked w/ call 'procname'	7. just use the name of macro

## \* 8086 Memory Banks


(\*)

CAT-10

- 8086 has a 16-bit data bus, so it should be able to access 16-bit data in one cycle
- To do so, it needs to read from 2 memory locations, as one memory location carries only 1 byte (8 bits) of data
- However, IF both of these memory locations are in the same memory chip, then they cannot be accessed simultaneously.
- Thus 8086's memory is divided into 2 banks - where each bank provides 8 bits.
- Each chip contains alternating locations
- One bank contains all even addresses and is called the even bank, and the other is called the odd bank, with all the odd addresses.
- For a 16-bit operation, the even bank provides the lower byte and the odd bank provides the higher byte.



## Memory bank diagram




## \* Interrupts and Interrupt Service Routines

(21)

Interrupt - a method of creating a temporary halt during program execution & allows the peripheral devices to access the microprocessor.

ISR - a short program that instructs the microprocessor on how to handle the interrupt.

### Classification



### Hardware Interrupt

→ occur as external pins of the μP

→ has 2 pins - NMI & INTR

↓  
non  
maskable

↓  
maskable  
has lower priority

(INTA =  
interrupt  
acknowledge)

A. NMI - CPU executes INT

Follow the generic procedure taking n=2

B. INTR - will interrupt only if interrupts are enabled using  
set interrupt flag instruction


- activated by an IO port

→ execute 2 INTN pulses

(i) 1st pulse - calculates (prepares to send) vector number

(ii) 2nd pulse - sends vector number N to the μP

### \* Generic Procedure for all interrupts



→ An interrupt (INT n) occurs. Program halts executes ISR & comes back

→ n can be from 0 - 255

→ The branching is intersegment, meaning both CS & IP have to be changed.

→ Push the flag register (0 values)

- Clear IF & TF. This disables INTR and SS
- Push current CS & IP into stack
- Obtain value of CS & IP of the ISR from the IVT

$$IP \leftarrow [n \times 4 + 1] [n \times 4]$$

$$CS \leftarrow [n \times 4 + 3] [n \times 4 + 2]$$

- Pop IP, CS & Flags when IRET is called.
- Reset flags to 0

#### \* Interrupt Vector Table (IVT)

- Has ISR address for 256 interrupts
- Each ISR address is stored as CS & IP - each ISR address requires 4 locations to be stored.
- Total Ivt size =  $256 \times 4 = 1KB$
- Ivt starting address is 00000H

INT#	IPL
0	IPH
1	CSL
2	CSH
3	INT 1 - single stepping
4	INT 2 - non maskable interrupt
5	INT 3 - breakpoint
6	INT 4 - interrupt on overflow
7	5-31 - reserved
32-255	User defined

INT 0 - divide error

→ happens when overflow flag is set & INTO instruction is executed

## \* Software Interrupts

- inserted at the desired program position in the program
- can test the working of various interrupt handles

## \* Priority

INT 0, INT n, INTO

NMI

INTR

Single stepping

} can interrupt an ISR

} cannot interrupt an ISR

since IF & TF are set to 0 before  
entering ISR.


## \* Stacks, Procedures & Macros

### A. Stack

- A section of memory set aside for storing return addresses
- can be used to store the contents of registers for the calling program
- stack segment holds the segment base address of the stack segment
- stack pointer holds offset of last word written on the stack

### B. Procedure

- To avoid writing the sequence of instructions in the program each time, write a subprogram that is called a procedure
- direct / indirect within segment call = NEAR
- inter segment call = FAR
- Passing parameters through & from procedures can be done by:
  - registers
  - dedicated memory locations accessed by name
  - pointers passed in registers
  - w/ the stack
- Reentrant - can be called by multiple processes simultaneously
- Recursive



## \* Instruction Set

(3) mov

### ① PUSH

(16-bit) } has to be a 16 register  
eq. PUSH BX

⇒ push value of Reg. BX into stack

SP-2	BL
SP-1	BH
SP	XX

ss:  $[SP-1] \leftarrow BH$

ss:  $[SP-0] \leftarrow BL$

SP  $\leftarrow SP-2$

### ② POP

eq. POP DX

SP	34
SP+1	12
SP+2	XX

BL  $\leftarrow ss: [SP]$

BH  $\leftarrow ss: [SP+1]$

SP  $\leftarrow SP+2$

### ③ IN → accepting into an I/O device

IN dest, source

(A reg) direct address or  
DX

### ④ OUT → sending out of an I/O device

OUT dest, source

DX AX  
AL AH

#### Examples

(i) send data 25H to port 80H

MOV AL, 25H

↓

8 bit

OUT 80H, AL

can

directly be  
written

(ii) send data 25H

to port 8000H

↓ 16 bit,

MOV AL, 25H

must use

MOV DX, 8000H

DX

OUT DX, AL

⑤ mov

mov req2, req1  $\Rightarrow$  req2  $\leftarrow$  req1

⑥ XCHG

XCHG req2, req1  $\Rightarrow$  req2  $\leftarrow$  req1

### Arithmetic Instructions

① ADD

ADD BL, CL  $\Rightarrow$  BL  $\leftarrow$  BL + CL

However,  
FF+FF would result in  
IFE

② ADC.  $\rightarrow$  add with carry

AD BL, CL  $\Rightarrow$  BL  $\leftarrow$  BL + CL + CF

carry before

the operation, i.e. carry of the  
previous operation.

$\rightarrow$  used when there are large numbers

eg.

$$\begin{array}{r} 12 \\ 00 \\ \hline 13 \end{array} \quad \left\{ \begin{array}{r} F F H \\ 0 I H \\ \hline 00 \end{array} \right.$$

ADC is used when 2 separate nums are added

For eg. to do 32-bit addition  
do 2 separate BPs

lower bits with ADD and the higher  
order with ADC:

③ SUB BL, CL  $\Rightarrow$  SUB BL - CL

④ SBB : subtract with borrow

SBB BL, CL  $\Rightarrow$  SBB BL, CL  $\leftarrow$  BL - CL - CF

⑤ INC BL  $\Rightarrow$  BL  $\leftarrow$  BL + 1

⑥ DEC BL  $\Rightarrow$  BL  $\leftarrow$  BL - 1

⑦ MUL operand

the other operand is in an accumulator

e.g. MUL BL

AX  $\leftarrow$   $\Rightarrow$  DL  $\times$  BL



8-bit  $\leftarrow$  AL

16-bit  $\leftarrow$  AX

MUL BX

32-bit = DX, AX  
(H) (L)

DX, AX  $\leftarrow$  AX  $\times$  BX

⑧ DIV divisor

DIV BL

e.g. 75 / 12

IMUL 2

$\Rightarrow$  AL / BL

MOV AL, 75

IDIV for

MOV BL, 12

signed

16bit | 8bit  $\leftarrow$  (AH)(AL)  $\leftarrow$  AX  $\div$  BL  
↓      ↓  
R      Q

numbers

32bit by 16bit  $\leftarrow$  (DX)(AX)  $\leftarrow$  (DX)(AX)  $\div$  BX  
↓      ↓  
R      Q

⑨ CWD  $\rightarrow$  convert word to double word

extends 16 bit to 32 bit

This is done when you need to divide 16 bits by 16 bits  
Take ms'3 & extend

eq. Divide


(10) CMP BL, CL.

BL - CL. - does not store result, just check the flags

	CF	ZF
BL > CL	0	0
BL = CL	0	1
BL < CL	1	0

(11) DAA - decimal adjust after addition

Used only after addition of decimal numbers.



Exemplo:

$$\begin{array}{r}
 25H \\
 25H \\
 \hline
 4 A. \\
 06 \\
 \hline
 50
 \end{array}$$

or

$$\begin{array}{r}
 26H \\
 26H \\
 \hline
 4 C \\
 06 \\
 \hline
 52
 \end{array}$$

or

$$\begin{array}{r}
 28H \\
 28H \\
 \hline
 50 \\
 06 \\
 \hline
 56
 \end{array}$$

$$\begin{array}{r}
 1101 0001 \\
 + 0110 \\
 \hline
 1101 0111 \\
 0110 0000 \\
 \hline
 0011 0111
 \end{array}$$

37

$$\begin{array}{r}
 & 9 & 9 \\
 & 9 & 9 \\
 \hline
 & 1 & 3 & 2 \\
 \hline
 \text{CF} & & & \text{AL.}
 \end{array}$$

$$\begin{array}{r} + 06 \\ \hline 138 \end{array}$$

(12) DAS.

## \* Logical Instructions

- (i) AND
  - (ii) OR
  - (iii) XOR
  - (iv) NOT
  - (v) TEST      BL, CL.

BLACK same op as AND

does not store

just affects flags

(v) ROL → rotate left

RDL req, count

↳ If count = 1 → ROL, BL 1

but ROL BL, 4 X

MOV CL, 04

R<sub>OL</sub>, B<sub>L</sub>, C<sub>L</sub>.

note that the McB goes into


ROL, BL, CL.  
the CF and to the LSB

(vii) ROR → rotate right

(11) RCL → rotate left with carry

(v\*) RCR  $\rightarrow$  rotate right with carry

## Shift operations



(i) SHL → shift left , SHL BL, 1

carry does not move to RSB ,

rather a 0 enters at the end.

## scapping nibbles

Rotate a number 4 times

MOV CL, 04

ROL BL, CL


(ii) SHR → shift right SHR BL, 1

(iii) SAR → shift right , but consider the sign  
retain MSB & shift

## Processor Control / Machine Control Instr

directly operate on flags

(i) PUSHF → push flag req value into stack



(ii) POPF → pop " from "

(iii) LAHF → load AH from flag

AH ← F

take the 8 lower bits of flag req & put into AH

(iv) SAHF → store AH into flag  
put it back into place.

where to use these? If one wants to use a specific value of the flag, after say, 100 instructions, then PUSHF into stack,  
after 100 instructions POPF .

## Instructions for specific flags

### ① For CF

- (a) STC = set       $CF \leftarrow 1$
- (b) CLC = clear       $CF \leftarrow 0$
- (c) CMC = complement       $CF \leftarrow \overline{CF}$

### ② For DF

- (a) STD = set DF       $DF \leftarrow 1$
- (b) CLD = ~~set~~ clear, DF       $DF \leftarrow 0$

### ③ For IF

- (a) STI = set interrupt flag  
·       $IF \leftarrow 1$
- (b) CLI = clear interrupt flag  
·       $IF \leftarrow 0$

### ④ Procedure to change the TF

↳ is a control flag but no direct operation

- (i) PUSHF
- (ii) POP BX  
To make TF 1
- (iii) OR with 01H  
(OR BH, 01H)
- (iv) Push BX
- (v) POPF
- To make TF 0  
AND with FEH  
(AND BH, 0FEH)

## XLAT

$AL \leftarrow DS: [BX + AL]$

helps look up values

add AL to BX

replaces  $\text{AL}$  with new value

## \* Branching Instructions

Jump vs. call

↓      ↳ call subroutine ↳  
return to next inst. from call

jump z

remain at pos.

\*\*

**JCXZ**

- jump if  
CX register  
is 0.

JMP - JMP Label.

call - procedure same as JR.

## \* Conditional Jumps

JC → jump if carry      CF = 1

JNC → no carry      CF = 0

JZ → jump if zero      ZF

JNZ → jump if not zero

JPE, JPO - jump if parity even / odd.      PF

JNO | JNO - jump if overflow / no overflow

JS / JNS - jump if sign / no sign      SF

## \* String Instructions

source string - DS                              SI

dest string - ES                              DI

① MOVNS - move string

(i)  $MOVSB : ES:[DI] \leftarrow DS:[SI]$

extra segment offset address DI gets data from  
data segment offset SI.

SI  $\leftarrow$  SI + 1

DI  $\leftarrow$  DI + 1

To transfer multiple bytes use REP (instruction prefix)  
CX holds count

MOV CX, 000AH

REP MOVSB ES:[DI]  $\leftarrow$  CX  $\leftarrow$  CX - 1

→ direction to go by is specified by direction flag

use CLD - clear dir flag or STP

↓

INC

↓

DEC

(ii) **MovSC**

MovSW: ES:[DI], ES:[DI+1]  $\leftarrow$  DS:[SI], DS:[SI+1]

② **LODS** → load string

LODSB: AL  $\leftarrow$  DS:[SI]

SI  $\leftarrow$  SI + 1

LODSW: AX  $\leftarrow$  DS:[SI], DS:[SI+1]

SI  $\leftarrow$  SI + 2

③ **STOS** → store string

STOSB: ES:[DI]  $\leftarrow$  AL

DI  $\leftarrow$  DI + 1

STOSW: ES:[DI], ES:[DI+1]  $\leftarrow$  AX

\* Data - R

④ CMPS - compare string  
source & destination

CMPSB : DS:[SI] with ES:[DI]  
check zero flag

CMBSW :  
SI ← SI ± 1  
DI ← DI ± 1

⑤ SCAS - compare 1 no present in accumulator w/ every no. in  
string  
scanning the string

SCASB : AL with ES[DI]  
compare  
DI ← DI + 1

### \* Repeat Types

REPE | REPZ --- ZF = 1

repeat on equal, repeat on equal zero

REPNE | REPNZ

repeat on not zero, repeat on not zero

# Microprocessors Lab

(1)

## Programming in 8086

### SET 1 - Arithmetic Operators

#### ① 8-bit addition

MOV AH, [2000]

MOV BH, [2001]

MOV CH, 00

ADD AH, BH

JNC Label

INC CH

Label: MOV [2002], AH

MOV [2003], CH

HLT

#### ② 8-bit subtraction

MOV AH, [2000]

MOV BH, [2001]

MOV CH, 00

SUB AH, BH

JNC Label

INC CH

NEG AH  
Label: MOV AH, [2002], AH

MOV [2003], CH

HLT

#### ③ 8-bit multiplication

MOV AL, [2000]

MOV BL, [2001]

MUL BL

MOV [2002], AX

HLT

→ low high

#### ④ 8-bit division

MOV AH, 00

MOV AL, [2000]

MOV BL, [2001]

DIV BL

MOV [2002], AX

AL → quotient  
AH → remainder

HLT

#### ⑤ 16-bit addition.

MOV AX, [2000]

MOV BX, [2002]

MOV CX, 00

ADD AX, BX

JNC Label

INC CH

Label: MOV [2004], AX

MOV [2006], CX

HLT

## ⑥ 16-bit Subtraction

```

    mov AX, [2000]
    mov BX, [2002]
    mov CX, 00
    SUB AX, BX
    INC Label
    INCCX
    NEG AX
Label: mov [2004], AX
        mov [2006], CX
    HLT

```

## ⑦ 16-bit Multiplication

Put

```

    mov AX, [2000]
    mov BX, [2002]
    MUL BX           (DX AX)
    mov [2004], BX
    mov [2006], DX
    HLT

```

## ⑧ Addition of 2 - 32 bit numbers

(h)

```

    mov AX, [2000] → 16 bits num1
    mov BX, [2002] → 16bit num1(h)
    mov CX, [2004] → 16 bits num2(h)
    mov DX, [2006] → 16 bits num2(l)

    ADD BX, DX
    ADC & AX, CX
    mov [2004], AX
    mov [201+0], BX
    HLT.

```

## ⑨ Multiplication of 2 32 bit numbers

## SET 2 - PROGRAMS USING LOOPS

(3)

- ① Put the first  $n$  even numbers into an array.

MOV CL, [2000]

MOV AX, \$2002 }

MOV DS, AX

MOV DI, 0000H

MOV AX, 0000H ← first even number

Loop Label

MOV [DI], AX ← move into array

INC DI

ADD AX, 02H

LOOP Label

HLT

MOV AX, 3000H ← base  
 MOV DX, AX  
 MOV DI, 0000H ← like the i value  
 $DX : DI = 3000 : 0000$   
 First location  
 Keep incrementing DI by 2

} when putting in array, don't put brackets

- ② Find the sum of  $n$  elements in an array

# making the array

MOV CL, [2000].

← get count of elements, 2000 is where the

data begins, first element is

MOV DS, 00H

the count

MOV SI, 1100H

MOV DI, 1200H → will hold output value

MOV CX, [SI] → store count in CL

INC SI → move SI to next location

MOV AX, 0000H → initial set the accumulator to half

0

myloop: MOV BX, [SI]

ADD AX, BX

INC SI → move index

DEC CX → decrement counter.

JNZ myloop

MOV [DI], AX

HLT

③ Programs to find the largest number in an array

MOV SI, 1200H ← start index

MOV DI, 1400H ← destination index

written neatly  
again on next  
page

MOV CX, [SI] ← move count value into register

DEC CX ← loop should go to 1 less than count

Loop1: DEC CX ← move to next pos

MOV AX, [SI]

INC SI

CMP AX, [SI]

INC Loop1

MOV AX, [SI]

DEC CX

If  $AX < [SI]$  → there will be a carry  
if there is no carry, it means it is larger  
i.e. you should retain it

Loop2: INC Loop1. → compare the next element

JNZ

MOV [DI], AX

HLT

5

```

MOV SI, 1200H
MOV DI, 1400H

MOV CX, [SI]
INC SI
MOV AL, [SI]

DEC CX

```

checkloop: INC SI  
 CMP AL, [SI]  
 JNC loop2  
 MOV AL, [SI]  
 DEC CX  
 loop2 : DEC CX  
 JNZ checkloop

\*

automatically goes to loop2  
 in sequence - if the inc is ~~not~~ valid,  
 it just skips line \*

④ Program to find the second largest number in an array

```

MOV SI, 1200H
MOV DI, 1200H

MOV CX, [SI]
INC SI
INC SI
MOV AL, [SI]
DEC CX

checkloop: INC CX
  CMP AL, [SI]
  JNC loop2

```

```
MOV DL, AL  
MOV AL, [SI]
```

```
loop2: DEC CX  
JNZ Checkloop  
MOV BL, [DI], DL  
HLT
```

⑤ Find the number of occurrences of a specific number in an array

```
Mov SI, 1200H
```

```
Mov DI, 1400H
```

```
Mov BL, 00H
```

```
Mov CX, [SI]
```

```
Inc SI
```

```
Inc SI
```

```
Mov DL, [SI]
```

```
checkloop: Inc SI
```

```
Mov AL, [SI]
```

```
Cmp AL, BL
```

```
Jne Loop1
```

```
Loop1: Dec CX
```

```
Jnz Checkloop
```

```
Mov [DI], BL
```

```
HLT
```

6 Find the number of even elements in the array

```
Mov SI, 1200H  
Mov DI, 1400H  
Mov CX, [SI]  
Inc SI  
Inc SI  
Mov DX, 0000H
```

EvenLoop: Mov AX, [SI]

```
SHR AX, 1  
JC LOOP1  
INC DX
```

LOOP1: INC SI  
INC SI  
DEC CX

JNZ evenloop.

06 0A 22 0B 22 55 66

Mov [DI], AX ← result in DI

HLT

7 Generate the first n terms of the Fibonacci Series

```
Mov SI, 1200H  
Mov DS, CX, [SI] → n numbers  
Mov AX, 1202H  
Mov DS, AX } base + offset  
Mov DI, 0000H
```

Mov AX, 0000H → first number.

Mov BX, 00001 H

Dec CX

FibLoop: Add AX, BX  
Mov DX, AX  
Mov [DI], DX

mov AX, BX       $\Rightarrow a = b$   
mov BX, DX       $\Rightarrow b = c$

INC DS

DEC CX

JNZ Fibloop

HLT

### ⑧ Sorting an array in ascending order [or]

MOV DI, 1300H      → holds the count

MOV CH, [DI]      → count of outer loop (i)

outer: MOV CL, [DI]      → initialize inner loop (j)

MOV SI, 1200      → go to beginning of array

inner: MOV AL, [SI]

CMP AL, [SI+1]

JC noswap

XCHG [SI+1], AL

XCHG [SI], AL

for descending,  
use JNC

noswap: DEC CL INC SI

DEC CL      ← decrement inner loop

JNZ do inner      ← stay in inner loop until done

DEC CH      ← decrement outer loop

JNZ outer      ← jump to outer loop

HLT

### Matrix Addition.

```

MOV AL, [2000]
MOV BL, [2001]
MOV CL, [2002]
MOV DL, [2003]
    }
```

matrix dimensions

```

CMP AL, BL
JNE2 Label 2
    }
```

check dimensions

```

CMP CL, DL
JNE2 Label 2
MUL DL
    } ← find total no. of iterations,
```

```

MOV CX, AX ← store count
```

```

MOV SI, 3000 ← matrix 1
MOV DI, 3500 ← matrix 2
MOV BX, 3600 ← result matrix
```

Label 1:

```

MOV AL, [SI] ← move mat1 value into AL
ADD AL, [DI] ← add (use sub otherwise)
MOV [BX], AL ← store result
    . .
    INC SI
    INC BX
    INC DI
    Loop Label 1
    }
```

inc. index of matrix1, matrix2  
and dest matrix

Label 2: HLT

Mov AX, BX  $\Rightarrow a = b$

Mov BX, DX  $\Rightarrow b = c$

Inc DS

DEC CX

JNZ Fibloop

HLT

### ⑧ Sorting an array in ascending order loops

Mov DI, 1300H  $\rightarrow$  holds the count

Mov CH, [DI]  $\rightarrow$  count of outer loop (i)

outer : Mov CL, [DI]  $\rightarrow$  initialize inner loop (j)

Mov SI, 1200  $\rightarrow$  go to beginning of array

inner : Mov AL, [SI]

Cmp AL, [SI+1]

JC noswap

XCHG [SI+1], AL

XCHG [SI], AL

for descending,  
use INC

noswap : DEC CL INC SI

DEC CL  $\leftarrow$  decrement inner loop

JNZ inner  $\leftarrow$  stay in inner loop until done

DEC CH  $\leftarrow$  decrement outer loop

JNZ outer  $\leftarrow$  jump to outer loop

HLT

# Matrix Addition.

```

MOV AL, [2000]
MOV BL, [2001]
MOV CL, [2002]
MOV DL, [2003]
    }
```

matrix dimensions

```

CMP AL, BL
JNZ Label 2
    }
```

check dimensions

```

CMP CL, DL
JNZ Label 2
MUL DL
    }
```

← find total no. of iterations

```

MOV CX, AX
    ← store count
```

```

MOV SI, 3000
    ← matrix 1
```

```

MOV DI, 3500
    ← matrix 2
```

```

MOV BX, 3600
    ← result matrix
```

```

Label 1: MOV AL, [SI]
          ← move mat1 value into AL
ADD, AL, [DI]
          ← add (use sub otherwise)
MOV [BX], AL
          ← store result
```

```

INC SI
```

```

INC BX
```

```

INC DI
```

```

Loop Label 1
```

}

inc. index of matrix1, matrix2  
and dest matrix

```

Label 2: HLT
```

Set 3 - Conversion Questions

11

① Convert HEX to BCD

$\overbrace{\text{MOV BL, [1300]}}$

$\text{MOV AL, 00}$

L1:  $\text{ADD AL, 01}$

$\text{DAA}$

$\text{DEC BL}$

$\text{JNZ L1}$

$\text{MOV [1301], AL}$

$\text{HLT}$

② Convert BCD to Hex

Steps to follow:

$\text{MOV AL, [1200]}$

1. store a copy

$\text{MOV AH, AL} \Rightarrow \text{store a copy}$

2. AND ~~values~~ with OF  $\Rightarrow$  lower bits

$\text{AND AH, OF} \Rightarrow \text{lower byte}$

3. store copy

$\text{MOV } \overbrace{\text{BL, AH}}$

3. AND with OF0  $\Rightarrow$  higher bits  
with 0 at th end

$\text{AND AL, OF0} \Rightarrow \text{higher byte}$

4. store no. of rotations

$\text{MOV CL, 04}$

5. ROR that many rotations

$\text{ROR, } \overbrace{\text{AL, CL}}$

6. move OA into a register.

$\text{MOV BH, OA}$

7. multiply with higher byte

$\text{MUL BH}$

8. add to lower byte.

$\text{ADD AL, BL}$

$\text{MOV [1201], AL}$

$\text{HLT}$

③ Unpack a BCD number  $\Rightarrow$  If a BCD number is 45  
it means' to make it 04, 05

mov AL, [1200]  $\leftarrow$  packed BCD  
mov AH, AL  $\leftarrow$  make a copy  
and AL, 0FH  $\leftarrow$  lower bits  
mov BL, AL  $\leftarrow$  store in lower half of BX register  
and AL, 0FO  $\leftarrow$  higher order bits  
mov CL, 04  
ROR AL, CL  $\leftarrow$  rotate to make LSB  
mov BH, AL  $\leftarrow$  move to higher bits of BX register  
mov [1202], BX

④ Pack a BCD number  $\Rightarrow$  make 0405 to 45

mov BX, [1200]  
mov CL, 04  
~~ROT~~ ROR BH, CL  $\rightarrow$  rotate the higher bits to LSB  
ROR  
ADD AH, AL  $\rightarrow$  04 05  
mov [1204], AH  $\rightarrow$  packed value in AH

⑤ Convert BCD to ASCII

mov AL, [1200]  
mov AH, AL  
and AL, 0F  
and AH, 0FO

MOV CL, 04  
ROR AH, CL

(12)

OR AX, 3030

MOV  $\$[1204], AX$

⑥ Convert ASCII to BCD  
 $\{\!\!\!\{\!\!\!\{$  packed  $\}\!\!\!\}\!\!\!\}$

MOV BX, [1200] 3435

AND BX, 0F0F  
 $\Downarrow$   
30 04 05

MOV CL, 04

ROL BH, CL

ADD BH, BL

MOV [1204], BH

\* More Questions

① Find the factorial of a number.

MOV AX, [2000H]

MOV CX, AX

MOV AX, 0001 H

Factloop: MUL CX

DEC CX

CMP CX, 0001 H

JNE factloop

MOV [2004], AX

HLT

② Find the 2's complement of a 32 bit number

Mov AX, 1A2BH

Mov BX, 3C4D1H

NOT AX

NOT BX

ADD AX, 1

ADC BX, 0

③ Swap nibbles of a byte of data.

Mov AL, [2000]

Mov AH, AL

And AH, 0FH

Mov CL, 04H

Rol AH, CL

And AL, 0F0H

Mov CL, 04H

Ror BH, AL, CL

Mov [2002], AH

HLT

③ Swap alternating bytes in a bit of data

④ Given an array of numbers, swap the lower and higher nibbles of elements at even positions.

15

e.g.  $[1A, 2B, 3C, 4D, 5E]$

↓

$[1A, \underline{B2}, 3C, \underline{D4}, 5E]$

MOV SI,  $\$2000$

MOV CX, [SI]

INC SI

INC SI

• SWAPLOOP:

MOV AL, [SI]

MOV AH, AL

AND AL, 0FH

MOV CL, 04H

ROL AL, CL

AND AH, 0FOH

MOV CL, 04

ROR AH, 04H

OR AH, 04H

OR AH, AL

MOV [SI], AH

INC SI

INC SI

DEC CX

DEC CX

JNZ SWAPLOOP , HLT

⑤ Count the number of 1s, in a byte and store it in a reg  
and 0s

MOV AX, [2000]  
MOV BX, 0000H  
MOV CX, 0000H  
MOV DX, 0010H *(set to 17, otherwise would be one iteration short)*  
checkloop:

ROR AX, 1

JC one

INC BX

JMP nextitr

one: INC CX

nextitr: DEC CX

JNZ checkloop

MOV [2004], BX

MOV [2006], CX

HLT

⑥ Write a program to convert the BCD numbers stored in an array to hexadecimal if the first two digits are 10.

MOV CX, [2000]  
MOV SI, 2002  
checkloop:  
MOV BL, [SI]  
MOV AL, BL

0111 1111  
1000 0000  
1111 1111  
1011 1111  
1000 0000  
0101 1111

OR BL, 80H

CMP BL, [SI]

JNZ no change

Mov AH, AL

AND AH, 0FH

Mov BL, AH

AND AL, 0FOH

Mov CL, 04

ROR AL, CL

Mov BH, 0AH

Mul BH

Add AL, BL

Mov [SI], AL

nochange: INC SI

DEC CX

JNZ checkloop

#### SET 4 - String Programs

① Move a string byte

MOV CX, [1200] ← length

MOV SI, 2000 ← source

MOV DI, 2500 ← dest

CLD ←

REP MOVSB HLT ← moves contents until CX = 0

② Compare a string (Check if 2 strings are equal)

MOV CX, [2000] ← length

MOV SI, 2500 ← str 1

MOV DI, 2700 ← str 2

CLD

REPNE CMPSB ← compare until the string bytes  
are equal

MOV [2800], CX

HLT

③ Scan a string byte. (Find if a character is present in  
a string)

MOV CX, [2000]

MOV DI, 2000 ← org string

MOV AL, [2500] ← character to look for

INC CX

CLD

REPNE SCASB ← keep looking until found

MOV [2800], CX

HLT

④ Move data from one location to another without using  
string instructions

MOV CX, [2400]

MOV SI, 2000

⑤ mov DI, 2500

17

loop : mov AL, [SI]  
mov [DI], AL  
INC SI  
INC DI  
DEC CX  
JNZ loop  
HLT

⑥ length of a string

Assume that the string terminates with FFH

mov SI, 1200 ← start of string

mov DX, 0000FFH ← initialize to the max value

mov AH, OFFH ← terminating character.

Loop: INC DX  
mov AL, [SI]  
INC SI  
CMP AL, AH

JNE loop

⑦ Reverse a string (equivalent to reversing an array)

mov SI, 2000

mov DI, 2500

mov CX, [1000] ← length

DEC CX

ADD SI, CX ← go to last index

```
loop: mov al, [si]  
      mov [di], al  
      dec si  
      inc di  
      dec cx  
      jnz loop  
      hlt
```

### ⑦ Palindrome check

```
mov cx, [2000]  
mov si, 1200  
mov di, b200  
  
dec cx  
add ax, si  
add ax, cx } calculate last index  
mov di, ax  
inc cx  
  
checkloop:  
    mov ah, 0DH ← flag (changes if not palindrome)  
    mov bl, [si]  
    mov dl, [di]  
    cmp bl, dl  
    jz nextlty  
    mov ah, 01
```

nextir : INC SI

INC DI

DEC CX

JNZ checkloop

Mov [2100], AH

HLT