


Computer Organization & Architecture

Unit 2

* Arithmetic and logic Unit

- performs arithmetic and logical operations on data
- data is stored in registers and the results of an operation are also stored in registers
- The CU controls the operation of the ALU & the movement of data in and out of the ALU.
- Most computers have registers called the Accumulator (AC) or general purpose registers.
- The AC is the basic register containing one of the operands during operation in the ALU.
- If the operation is add, the number stored in the MC is the augend and the addend will be located and these operands (addend and augend) are added up & the result is stored back in the AC.
- The original augend will be lost in AC after addition.



→ There are 3 one word registers used for operand storage

(i) Accumulator AC

(ii) Multiplier Quotient Register MQ

(iii) Data Register DR

(iv) Parallel adder that receives inputs from the AC & DR and places its results in the AC.

MQ stores multiplier / quotient

DR stores the multiplicand / divisor.

The results of multiplication & division are stored in the AC & MQ.

Operations


Addition: $AC \leftarrow AC + DR$ Multiplication

Subtract: $AC \leftarrow AC - DR$

Multiplication: $AC \cdot MQ \leftarrow DR * MQ$

Division $AC \cdot MQ \leftarrow MQ / DR$

Bit-Slice ALU



External Control Signals

- Bit-slicing : a technique for constructing a processor from modules of processors of smaller bit width , for the purpose of increasing the word length .
- The control lines select and sequence the operation to be performed are connected to each slice .
- Each slice performs the same operation on a diff 4 bit part of the input operands , and produces only the corresponding part of the results

* Integer Representation- Fixed Point

A. Signed Magnitude Representation

- +ve and -ve numbers are differentiated by the msb , as a sign bit .
- If the sign bit is 0, the no is +ve
- If the sign bit is 1, the no is -ve

$$\text{eg. } +18 = \begin{array}{c} 0 \quad 0010010 \\ \downarrow \qquad \downarrow \\ \text{one sign bit} \qquad \text{7 bit magnitude} \end{array}$$

Drawbacks

1. Addition & subtraction requires both the sign bit & the magnitude bits to be considered .
2. There are 2 representations for 0

$$\begin{array}{ll} +0 & \rightarrow 0\ 000\ 0000 \\ +1 & \rightarrow 1\ 000\ 0000 \end{array}$$

B. Two's Complement Representation


→ -ve nos represented by their 2's complement

e.g. -4

Signed magnitude :	1100
1's complement :	1011
2's complement :	1100

Advantages → only one arithmetic operation is required while subtracting using 2's complement notation

Consider a 4 bit representation:



$$3 + 2 = 5$$

$$3 + (-5) = -2$$

$$3 + 6 = -7 \text{ (overflow)}$$

$$-3 + (-6) = -7 \text{ (underflow)}$$

Detecting overflow : (i) when adding 2 +ves yields a -ve
(ii) adding 2 -ves yields a +ve

Sign Extension

In signed magnitude : fill all bits left of the sign bit w/ 0.



In 2's complement form : ~~move the sc.~~ fill the remaining bits w/ copies of the sign bit.

* Half-Adder


→ used to add 2 numbers each of 1 bit

→ Truth Table has sum & carry

Inputs		Outputs	
A	B	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



Circuit Diagram



* Full Adder

→ a combinatorial circuit that performs the sum of 3 input bits

→ has 3 inputs & 2 outputs

→ There are 2 input bits x_2, x_1 , which are the 2 significant bits to be added

→ The third bit x_0 , represents the carry from the previous row or significant position.

Truth Table

x	y	z	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	01
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Sum

x	4'00	01	11	10
0	0	1	0	1
1	1	0	1	0


$$\text{Sum} = x \oplus y \oplus z$$

Carry


x	4'00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$\text{Carry} = xy + xz + yz$$

Circuit




From 2 halfadders



(7)

* 4 bit binary adder

- produces the arithmetic sum of 2 binary numbers
- made using full adders connected in cascade w/ the op carry from each full adder connected to the ip carry of the next full adder.
- Addition of n bits requires n full adders
- Bits are added from the LSB to form the sum bit & the carry bit
- The input carry C_0 is 0.



Consider the addition of 2 nos

$$A = 1011$$

$$B = 0011$$


This needs 4 Full adders

Input carry	0	1	1	0	C_i
Augend	1	0	1	1	A_i
Addend	0	0	1	1	B_i
Sum	1	1	1	0	S_i
Output carry	0	0	1	1	C_{i+1}

* 4-bit binary adder (subtractor)

- Subtraction is done by taking complements
- $A - B$ is done by taking the \bar{A} 's complement of B and adding it to \bar{A} .
- The circuit for subtracting $A - B$ has an adder, along w/ inverters between each data input to $B \geq$ the full adder input.
- Addition and subtraction can be combined into a single circuit by an ex-OR w/ each full adder.
- The mode input M controls the operations
 - $M = 0 \Rightarrow$ adder
 - $M = 1 \Rightarrow$ subtractor

→ The ex-OR w/ \vee detects overflow.



Overflow → 2 nos w/ n digits each are added and the sum is a no. occupying $n+1$ digits, then we say that an overflow has occurred


\vee detects overflows

C_3	C_4	\vee	$C_3 \oplus C_4$
0	0	0	
0	1	1	overflow
1	0	1	overflow
1	1	0	

(a)

* 4 bit arithmetic circuit

- used to carry out a variety of arithmetic operations
- has 4 full adders & 4 mux for choosing different options



- mux selects one of the options
- Ai connected directly to full adder
- Bi and \bar{B}_i connected to 0 & 1
- 0 & 1 connected to input lines 2 & 3.

Selection			In	Output	Operations
S ₁	S ₀	C _{in}	Y	D = A + Y + C _{in}	
0	0	0	B	D = A + B + 0 = A + B	addition
0	0	1	B	D = A + B + 1 •	addition w/ carry
0	1	0	\bar{B}	D = A + \bar{B} + 0	subtraction w/ borrow
0	1	1	\bar{B}	D = A + \bar{B} + 1	subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

* Hardware Implementation of Addition & Subtraction

When the signs of X and Y are identical : add the 2 magnitudes
attach sign of X

when the signs of X & Y are diff : compare mag.


subtract the smaller no. from
the larger

If $X > Y$ sign = X

else complement of sign of X

If the magnitudes are equal, subtract Y from X, make result positive.

Hardware for signed magnitude addition & subtraction.



→ A and B register store the 2 numbers

→ A_s and B_s store the sign bit of those 2 numbers

→ M = mode input

When M=0

⇒ I/P carry = 0 \Rightarrow addition

⇒ complementor will not work

⇒ B will pass through complementor unaffected and go to parallel adder

⇒ A also enters parallel adder, results in A+B

⇒ If there is a carry, it goes to E. When there ~~is~~ is an overflow, it goes to AVF.

When M=1

⇒ I/P carry = 1 \Rightarrow subtraction

⇒ B goes to complementor, comes out as \bar{B} , then goes to 11 adder

⇒ A goes to parallel adder

The net result is $A + \bar{B} + 1 = A - B$

⇒ result in E.


* Flowchart Representation

→ If 2 operands have the same sign, the intended operation is performed

→ If they have diff. signs, then subtraction \Rightarrow addition is performed
addition \Rightarrow subtraction is performed

Subtract Operation

Add Operation



* Signed 2's complement data

Implementation

→ The left most bit of a binary no. represents the sign bit

0 → +ve

1 → -ve

Addition - add the digits along w/ the sign bits
- carry is discarded


Subtraction

→ take 2's complement of the subtrahend and add it to the minuend

Overflow : inspect the last 2 carries of the addition

When the 2 carries are applied to the XOR gate, there is an overflow when the dp is 1.

* Hardware Representation





→ There are 2 registers, Xs and Ys, where the left most bits represent the sign bits of the number.

→ The 2 sign bits are added or subtracted together w/ the other bits in the complementer 2 parallel adder.

→ The overflow flip-flop V is set to 1, if there is an overflow.

→ The output carry is discarded

* Hardware Algorithm



Example :

Addition

$$+ 74 : 01001010$$

$$+ 69 : 01000101$$

$$\underline{10001111}$$

Subtraction

$$125 \quad 01111101$$

$$- 90 \quad 10100110$$

↓
discard

$$0010011 = 35$$

\rightarrow_{2^3}

comp

* Carry Propagation

→ Addition of 2 binary nos in parallel would mean that all the bits of the augend and addend are available at the same time.

→ Parallel adders are ripple carry types, they carry the o/p of each full stage adder and connect it to the carry input of the next higher order stage.


→ The sum of output of any stage cannot be produced until the input carry occurs.

→ This leads to a time delay.

Carry Propagation diagram = 4 bit Full adder.

* Carry lookahead Adder

Consider the following full adder made from 2 half adders and an OR gate.



$$P_i = A_i \oplus B_i = \text{carry propagate, determines whether}$$

0 carry into stage i propagates into stage $i+1$

$$G_i = A_i B_i = \text{carry generate}$$

$$S = P_i \oplus G_i$$

$$C_{i+1} = P_i C_i + G_i$$

If C_0 is the input carry

$$C_1 = P_0 C_0 + G_0$$

$$G = P_1 C_1 + G_1$$

$$= P_1 (P_0 C_0 + G_0) + G_1$$

$$= P_1 P_0 C_0 + P_1 G_0 + G_1$$


$$C_2 = G_2 + P_2 C_2$$

$$= G_2 + P_2 (P_1 P_0 C_0 + P_1 G_0 + G_1)$$

$$= G_2 + P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1$$

Draw circuit diagram for C_1, C_2, C_3

* 4 bit adder with carry lookahead




* Gate Delays

4-bit ripple carry adder

$$\text{Sum} = x \oplus y \oplus z$$

$$\text{Carry} = x_4 + x c + y c$$




⇒ For each carry, there are 2 gate delays

In general, for an n bit ripple carry adder

$$c_n = n \times 2 \text{ delays}$$

$$s_n = 2n + 1 \text{ delays}$$

* Cascading 4-bit adders



1 4-bit ripple adder has 8 gate delays

$$c_4 = 8$$

$$c_8 = 16$$

In general : $c_n = n \times 2^4 \text{ gate delays}$

→ $n = \text{Given no. of 4}$

$$s_n = (n \times 8) + 1$$

* CLA delays

→ All C_i 's are generated in 2 gate delays

→ All P_i 's, G_i 's are generated 1 gate delay


→ sum generated in another gate delay

$$\text{Total gate delay} = 4$$

i.e. Carry output in 3 gate delays

Sum output in 4 gate delays

Can build a 16-bit adder using a 4-bit CLA




each carry op in 3 gate delays

$$\Rightarrow \text{Total gate delay} = 12$$

each sum o/p in 4 gate delays \Rightarrow Total gate delay = 13

* 16-bit adder w/ 4-bit CLA as base w/o rippling



Here all carries are generated w/ the same delay

Check

$$c_{16} = 5$$


$$\boxed{\text{Carry Gate Delay} = 1}$$

Unit - 2

Computer Organization & Architecture

Multiplication & Division

A. MULTIPLICATION

* Booth MultiplicationFlowchart

Q1

~~0000~~

~~0000~~

7×3

$$M = 7 = 0111$$

(add 1 extra bit)

$$Q = 3 = 0011$$

$$-M = -1001$$

$$\begin{array}{r} 0111 \\ ,^{\text{st}} \text{ comp} \\ 1000 \end{array}$$

$$2^{\text{nd}} \text{ comp } 1001$$

1) A Q_0 Q_1 operation

0000	0011	0	$A = A - M = \frac{0000}{1001} = 1001$
------	------	---	--


2) ~~1001~~
~~1001 0011~~
~~1100 1001~~ 0 right shift

2) 1100 1001 1 right shift
~~1110 0100~~ 1

3) 1110 0100 1 $A = A + M = \frac{1110}{0111} = 1010$
~~0101 0100~~ 1 right shift

4) 0010 1010 0 right shift

0001 0101	0
-----------	---



$$\begin{array}{r} 101010 \\ 91\uparrow\uparrow\uparrow\uparrow \\ 2^4 2^3 2^2 2^1 2^0 \end{array}$$

$$\begin{aligned} &= 2^4 + 2^2 + 2^0 \\ &= 16 + 4 + 1 = \underline{\underline{21}} \end{aligned}$$

$$Q_2 : -13 x - Q_0$$

$$M = -13 \Rightarrow M = 110011$$

$$-M = 001101$$

$$Q = -20 \Rightarrow Q = 101100$$

$$-Q = 010100$$

Q is -ve

11

consider extra
bits when
finding 2's
complement

$$\begin{array}{r}
 & 20 \\
 2 & \overline{)10} & \rightarrow 0 \\
 2 & \overline{)5} & \rightarrow 0 \\
 2 & \overline{)2} & \rightarrow 1 \\
 1 & \overline{)1} & \rightarrow 1 \\
 & 0 & \rightarrow 1 \\
 \hline
 1100
 \end{array}$$

A	Q_0	Q_1	operation
①	000000 101100	0	right shift
	000000 010110	0	
②	000000 010110	0	right shift
	000000 001011	0	
③	000000 001011	0	$A = A - M$ 000000 001101 ----- 001101
	001101 001011	0	right shift
	100110 100101	1	
	000110 100101	1	
④	000 110 100101	1	right shift
	000 011 010010	1	
⑤	000 011 010010	1	$A = A + M$ 000 011 110 011 ----- 110 110
	110 110 010010	1	
	111 011 001001	0	ASR
⑥	111 011 001001	0	$A = A - M$ 111 011 001101 ----- 1001000
	001 000 001001	0	
	000 100 000100	1	ASR

$$\text{Ans} : \begin{array}{r} 100000100 \\ 2^8 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0 \end{array}$$

$$= 2^8 + 2^7 + 2^1$$

$$= 256 + 4 + 4$$

$$= 260$$

$$\boxed{\text{Ans} = 260}$$

$$\text{Q3} -32 \times 64$$

$$M = -32 \Rightarrow \begin{array}{r} 1000000 \\ \hline 00100000 \end{array}$$

$$Q = 64 \Rightarrow \begin{array}{r} 1000000 \\ \hline 0 \end{array}$$

$$\begin{array}{r} 2 | 32 \\ 2 | 16 \rightarrow 0 \\ 2 | 8 \rightarrow 0 \\ 2 | 4 \rightarrow 0 \\ 2 | 2 \rightarrow 0 \\ 2 | 1 \rightarrow 0 \\ 0 \rightarrow 1 \end{array}$$

64 is not -ve.
simply add extra 0s

	A	Q_0	Q_1	operation
①	0000 0000	0100 0000	0	shift right
②	0000 0000	0010 0000	0	shift right
③	0000 0000	0010 0000	0	shift right
④	0000 0000	0001 0000	0	shift right
⑤	0000 0000	0000 1000	0	shift right
⑥	0000 0000	0000 0100	0	shift right
⑦	0000 0000	0000 0010	0	shift right
⑧	0000 0000	0000 0001	0	rightshift
⑨	0010 0000	0000 0001	0	A = A - M
⑩	0001 0000	0000 0000	1	A = A - M
⑪	0011 0000	0000 0000	1	rightshift
⑫	0001 1000	0000 0000	0	rightshift
⑬	0001 1000	0000 0000	0	rightshift
⑭	0000 1100	0000 0000	0	rightshift

$$\begin{array}{r} 1000000 \\ 0111111 \\ \hline 00100000 \end{array}$$

$$\begin{array}{r} 0000 0000 \\ 0010 0000 \\ \hline 0010 0000 \end{array}$$

$$\begin{array}{r} 0001 0000 \\ 0010 0000 \\ \hline 0011 0000 \end{array}$$

$$\begin{array}{r} 0011 1111 1111 \\ \hline 0100 0000 0000 \end{array}$$

-ve ans \Rightarrow take 2's complement

$$= 0100 0000 0000 = 2$$

check
should be 2^{11}
~~= 2048~~

(3)

$$Q_4. -22 \times -18$$

$$M = -22 \Rightarrow M = 101010$$

$$-M = 010110$$

$$Q = -18$$

$$Q = 101110$$

$$\Rightarrow -Q = 010010$$

$$\begin{array}{r} 122 \\ 2 \quad | \\ 11 \rightarrow 0 \\ 2 \quad | \\ 3 \rightarrow 1 \\ 2 \quad | \\ 2 \rightarrow 1 \\ 2 \quad | \\ 1 \rightarrow 0 \\ 2 \quad | \\ 0 \rightarrow 1 \end{array}$$

$$\underline{10110}$$

$$\begin{array}{r} 010110 \\ 101000 \\ \hline \end{array}$$

$$\begin{array}{r} 101001 \\ 101010 \\ \hline \end{array}$$

A	Q	Q ₀	Operation
000 000	101 110	0	ASR
000 000	010 111	0	
② 000 000	010 111	0	A = A - M
010 110	010 111	0	$\begin{array}{r} 000 \ 000 \\ 010 \ 110 \\ \hline 010 \ 110 \end{array}$
001 011	001 011	1	$\begin{array}{r} 000 \ 000 \\ 010 \ 110 \\ \hline 010 \ 110 \end{array}$
③ 001 011	001 011	1	ASR
000 101	100 101	1	
④ 000 101	100 101	1	ASR
000 010	110 010	1	

$$\begin{array}{r} 18 \\ 2 \quad | \\ 9 \rightarrow 0 \\ 2 \quad | \\ 4 \rightarrow 1 \\ 2 \quad | \\ 2 \rightarrow 0 \\ 2 \quad | \\ 1 \rightarrow 0 \\ 2 \quad | \\ 0 \rightarrow 1 \end{array}$$

$$\begin{array}{r} 010010 \\ 101101 \\ \hline 101110 \end{array}$$

⑤ 000 010	110 010	1	A = A + M
101 100	110 010	1	$\begin{array}{r} 000 \ 010 \\ 101 \ 010 \\ \hline 101 \ 100 \end{array}$
110 110	011 001	0	
			ASR

⑥ 110	110 011 001	0	A = A - M
100	000 011 001	0	$\begin{array}{r} 110 \ 110 \\ 101 \ 010 \\ \hline 101 \ 100 \end{array}$
110	000 001 100	1	
			ASR
001	100 011 001	0	

$$\begin{array}{r} 110 \ 110 \\ 010 \ 110 \\ \hline 100 \ 110 \end{array}$$

000	110 001 100	$2^8 + 2^7 + 2^3 + 2^2$
		$2^8 + 2^7 + 2^3 + 2^2 + 2^0$

$$2^8 + 2^7 + 2^3 + 2^2 = 256 + 128 + 8 + 4$$

$$\text{Ans} = \boxed{396}$$

Bit - Pair Multiplication

Multiplicand bit-pair

multiplicand bit on
the right

multiplicand
selected at i'

i+1 i

i-1

0 0

0

0 $\times M$

0 0

1

1 $\times M$

0 1

0

1 $\times M$

0 1

1

2 $\times M$

1 0

0

-2 $\times M$

1 0

1

-1 $\times M$

1 1

0

-1 $\times M$

1 1

1

0 λM

$$\underline{\text{Exm}} \quad -11 \times 27$$

$$-11 \rightarrow 110101$$

$$27 \rightarrow 011011$$

extra
bit

recoding:

$$\begin{array}{cccc} 0 & 1 & 1 & 0 \\ \hline 2 & -1 & -1 \end{array}$$

add a 0

1. write binary value

of 27.

2. make binary of 11 as long as $2^{7.2}$

3. write binary value

of -11

4. sign extend both by

1 bit

11011

-ve $\Rightarrow 1$

11 = 1011

+ve $\Rightarrow 0$

0001011

1110100

$\frac{}{1110101}$

1011

0100

$\frac{}{0101}$

$$\begin{array}{cccccc} 1 & 1 & 0 & 1 & 0 & 1 \\ \hline 2 & -1 & -1 & & & \\ \hline 0 & 0 & 1 & 0 & 1 & 1 \end{array}$$

$\xrightarrow{-1 \Rightarrow}$
2's complement

$$\begin{array}{r} 001010 \\ \hline 001011 \end{array}$$

P.T.O

$$\begin{array}{r} 01011 \\ 10100 \\ \hline 10101 \end{array}$$

sign extend

$$1 \ 1 \ 0 \ 1 \ 0 \ 1$$

$$2 \quad -1 \quad -1$$

0	0	0	0	0	0	0	1	0	1	1
0	0	0	0	0	0	1	0	1	1	
0	1	1	1	0	1	0	1	0		

(ii) -1

\Rightarrow 2's complement

1	1	1	0	1	1	0	1	0	1	1
---	---	---	---	---	---	---	---	---	---	---

Find 2's complement

$$2^{10} \ 2^9 \ 2^8 \ 2^7 \ 2^6 \ 2^5 \ 2^4 \ 2^3 \ 2^2 \ 2^1 \ 2^0$$

0	0	0	1	0	0	1	0	1	0	0
---	---	---	---	---	---	---	---	---	---	---

0	0	0	1	0	0	1	0	1	0	1
---	---	---	---	---	---	---	---	---	---	---

$$2^8 + 2^5 + 2^4$$

$$2^8 + 2^5 + 2^3 + 2^0$$

$$\begin{array}{r} 110101 \\ 10 \\ \hline 0000000 \\ 101010 \end{array}$$

$$\begin{array}{r} 1101010 \\ 1 \\ \hline 1101010 \end{array}$$

$$= 256 + 32 + 16$$

$$256 + 32 + 8 + 1$$

$$\begin{array}{r} -297 \\ \hline \end{array}$$

$$\underline{\text{Q2}} \quad 13 \times -6$$

$$13 \rightarrow 1101$$

$$6 \rightarrow 0110$$

$$-6 \rightarrow 1010$$

odd sign bit

$$13 \rightarrow 01101$$

$$11010$$


$$1001$$

$$1010$$

$$\begin{array}{r} 2 \ 16 \\ 2 \ 3 \rightarrow 0 \\ 2 \ 1 \rightarrow 1 \\ 0 \rightarrow 1 \end{array}$$

$$0110$$

recoding



extend
sign to
make 3

9

$$\begin{array}{r}
 & 0 & 1 & 1 & 0 & 1 \\
 & 0 & & -1 & & -2 \\
 \hline
 & 1 & 1 & 0 & 1 & 1 & 0 \\
 & 1 & 0 & 0 & 1 & 1 & \\
 \downarrow & \downarrow & & \downarrow & & \downarrow \\
 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
 \hline
 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0
 \end{array}$$

take 2's complement

$$\begin{array}{r}
 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 \\
 \hline
 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0
 \end{array}$$

$2^6 \quad 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0$

(i) take 2's complement

$$\begin{array}{r}
 1 & 0 & 0 & 1 & 0 \\
 \hline
 1 & 0 & 0 & 1 & 1 \\
 & 1 & 0 & 0 & 1 & 1 \\
 & & 1 & 0 & & \\
 \hline
 0 & 0 & 0 & 0 & 0 \\
 1 & 0 & 0 & 1 & 1 & 0 \\
 \hline
 1 & 0 & 0 & 1 & 1 & 0 \\
 & & & & & \\
 \hline
 = 10011
 \end{array}$$


(ii) $-1 \Rightarrow 2\text{'s complement}$

$$\begin{array}{r}
 2^6 + 2^3 + 2^2 + 2^0 \\
 64 + 8 + 4 + 1 \\
 72 + 6 = -78 \\
 \boxed{\text{Ans} = -78}
 \end{array}$$

$\frac{13}{18}$

Division

A. Restoring Division



Example 1 $10 \div 3$

1100

$$Q = 1010$$

$$B = 0011$$

$$-B = 11101$$

add 1 bit

$$A = 00000$$

A Q

Operation

n

$$00000 \quad 1010$$

shift left

4

$$00001 \quad 010\boxed{0}$$

$$A \leftarrow A - B$$

$$\begin{array}{r}
 0000 \\
 1110 \\
 \hline
 1110
 \end{array}$$

restore

$$A \leftarrow A + B$$

$$\begin{array}{r}
 1110 \\
 0001 \\
 \hline
 00001
 \end{array}$$

$$00001 \quad 0100$$

shift left

3

$$00010 \quad 100\boxed{0}$$



$$A \leftarrow A - B$$

$$\begin{array}{r}
 00010 \\
 11101 \\
 \hline
 11111
 \end{array}$$

restore

$$A \leftarrow A + B$$

$$\begin{array}{r}
 11111 \\
 00011 \\
 \hline
 100010
 \end{array}$$



A Q

00001 0011
Remainder Quotient

$$10 \div 3 = \boxed{\begin{array}{l} Q = 3 \\ R = 1 \end{array}}$$


Ex 2. 14.1.3

$$Q = 14 = 1110$$

$$B = 3 = 0011$$

$$B = 00011$$

$$\begin{array}{r}
 11100 \\
 11101
 \end{array}$$



A	0000 1 0001 1	Q	11 00 10 0 0 0 <input type="checkbox"/>	Operation	
				shift left	n
				$A \leftarrow A - B$ 0 0 0 1 1 1 1 1 0 1 ----- 0 0 0 0 0	3
				shift left	2
				$A \leftarrow A - B$ 0 0 0 0 1 1 1 1 0 1 ----- 1 1 1 0 1	
				restore $A \leftarrow A + B$	
	0000 1 0001 0		0 0 0 0 0 0 0 1 <input type="checkbox"/> 1	shift left $A \leftarrow A - B$ 0 0 0 0 1 0 0 0 1 0 ----- 0 0 0 1 1	1

Quotient: 0011 \Rightarrow 3

Remainder : 0010 \Rightarrow 2

$14 \div 3 = 3$, remainder = 2

Non-Restoring Division

Steps

$A \leftarrow 0$

$B \leftarrow \text{Divisor}$

$Q \leftarrow \text{Dividend}$

1. Shift Left $A \geq 0$

2. If $A = 0 \Rightarrow$ do $A \leftarrow A - B$

else do $A \leftarrow A + B$

3. Repeat n times

Ex1 $10 \div 3$

$A = 0$

$Q = 1010$

$B = 0011$

$$\begin{array}{r}
 \overset{0001}{\overline{B}} \\
 \underline{-B = 11100} \\
 \hline
 -B = 11101
 \end{array}
 \quad
 \begin{array}{r}
 00011 \\
 \underline{-B = 11101} \\
 \hline
 11100
 \end{array}$$

A	Q	Operation	n.
000000	1010	shift left	4
000001	0100	$A \leftarrow A - B$ 00001 11101 <u>1110</u>	
11110	0100	shift left	3
11100	1000	$A \leftarrow A + B$ 11100 00011 <u>001</u>	
11111	1000	shift left	2
11111	0001	$A \leftarrow A + B$ 11111 00011 <u>110010</u>	
00010	0001		

A	Q	Operation	n
00010	0001		
100100	0011	shift left	1
00001		$A \leftarrow A - B$ 00100 1110 ---- 00001	

$$\text{Quotient} = 0011 = 3$$


$$\text{Remainder} = 00001 = 1$$

Booth's Multiplication

1. Find larger no.
2. add a 0 to msB
3. If there nos are -ve, find the 2's complement
4. Reude the 2nd no. (add a 0 at the end)
5. For the smaller no, make it the same size as the larger no.

* Multiplication

Algorithm



shift and add

array multiplier

booth's multiplication

① Shift and Add

→ There is no multiplicand & multiplier, the carry & accumulator are initialized to 0

→ If the FSB of the multiplier is 1, add the multiplicand to the accumulator

→ Otherwise shift right CAQ.

→ If the FSB is 0, again shift otherwise add

→ The output is in AQ.

1011
0000

1110

1011
1110

10001

Example 11 × 13 -

M ← 11

Q ← 13

M = 1011

0010
1011

1101

1110
1011

0111

Example 14 × 10

M ← 14 = 1110

Q ← 10 = 1010


C	A	Q	Operation
0	0000	1010	① shift
0	0000	0101	② add
0	1110	0101	shift
0	0111	0010	③ shift
0	0011	1001	④ add
1	0001	1001	shift
0	1000	1100	

$$128 + 8 + 4 = \underline{\underline{140}}$$

C	A	Q	Operation
0	0000	1101	Initialization
0	1011	1101	① add.
0	0101	1100	shift
0	0010	1110	② shift
0	1101	1111	③ add
0	0110	1110	shift
1	0001	1111	
0	1000	1111	④ add shift right

(2) Array Multiplier

$$\begin{array}{r}
 b_1 \quad b_0 \\
 \times \\
 a_1 \quad a_0 \\
 \hline
 a_0 b_1 \quad a_0 b_0 \\
 \hline
 a_1 b_1 \quad a_1 b_0 \\
 \hline
 c_3 \quad c_2 \quad c_1 \quad c_0
 \end{array}$$




→ Check implementation 2
add multiplicand to the left
half of the product result
is shift mult 1000
to right c

(3) left shift (Multiplicand shift left | Multiplier shift right)


$$\text{Ex } 0010 \times 0110$$

Multiplicand	Multiplicand	Product	Op
0010	0010	0000	init
0011	0100	0000	srl
0011	0100	0100	add
0001	1000	0100	srl
0001	1000	1100	add
0000	0000	1100	srl
		1100	srl




(4) Booth's Algorithm

Hardware



Start

$M \leftarrow$ multiplicand
 $Q \leftarrow$ multiplier
 $q_0 \leftarrow 0$
 $A \leftarrow 0$ $n \leftarrow$ no. of bits



Example

\rightarrow $x + 3$
 \downarrow
 Multiprand Multiplier
 $\rightarrow 3 = 2^{\text{'s complement of } 0011}$ 1000

n	A	Q	q ₀	Operation
4	0000	0010	0	Initialization
	0111	0011	0	
	0011	0100	1	
8	0001	1100	1	
2	1010	1100	1	
	0101	0110	0	
	1101	0110	0	
1	0010	1011	1	
	1101	1011	0	

~~110001~~

SR	1101	1011	0
0	1110	1101	1

{ find Q's complement }

Operation

Initialization

$$10 \Rightarrow A = A - M$$

ASR A & q₀

$$\begin{array}{r} 0001 \\ 1001 \\ \hline 1010 \end{array}$$

ASR A & q₀

$$01 \Rightarrow A = A + M$$

ASR A & q₀

ASR A & q₀

ASR A & q₀

$$\begin{array}{r} 0001 \\ 1001 \\ \hline 1010 \end{array}$$