

Unit 4

~~~~~

Asynchronous Sequential Logic

~~~~~      ~~~~~      ~~~~

Syllabus - Analysis and Design of Asynchronous Sequential Circuits - Reduction of State and Flow Tables - Race free State Assignment - Hazards


\* Asynchronous Sequential Circuits

- In synchronous sequential circuits, the change of internal state occurs in response to synchronized clock pulses.
- Asynchronous sequential circuits do not use clock pulses, but rather there is a change in the internal state, when there is a change in the input variables.
- The memory elements in asynchronous sequential circuits are unclocked flip flops or time-delay elements.
- An asynchronous sequential circuit is similar to a combinational circuit with feedback.
- The design of these ~~parallel~~ circuits is much more difficult because of the timing problems involved in the feedback path.
- Care must be taken to ensure that each new state keeps the circuit in a stable condition even though a feedback path exists.

## \* Applications

→ used when speed of operation is important, especially where the digital system must respond quickly w/o having to wait for a clock pulse.

## \* Block Diagram



The circuit has:

n input variables, m output variables, and k internal states.

→ The delay element is visualized by providing a short - term memory for the sequential circuit

The present state variables are called

secondary variables

The next state variables are called

excitation variables.

## Working of the circuit

→ When an input variable changes in value, the secondary variables do not change instantaneously.

→ It takes a certain amount of time for the signal to

propagate from the input terminals, through the combinational circuit, to the  $Y$  excitation variables.

### \* Conditions for Stability

→ To ensure the stability of the circuit


$$\boxed{y_i = Y_i}$$

$i^{\text{th}}$  secondary variable =  $i^{\text{th}}$  excitation variable

- The circuit must be allowed to attain a stable state before the input is changed into a new value.
- The simultaneous change of 2 or more variables is prohibited.

### \* Analysis Procedure

Ex1 Analyze the following asynchro



Step 1: Obtain the Boolean expressions of the excitation variables as a function of the input & secondary vars (present state)

$$Y_1 = x_{41} x_{41'} + x'_{42}$$

$$Y_2 = x_{41'} + x'_{42}$$

Step 2: Derive the values of  $y_1$  and  $y_2$  from the

Boolean expressions to fill in the map

Present state      Input

| $y_1$ | $y_2$ | $x$ | $x'$ | $xy_1$ | $x'y_2$ | $y_1'$ | $x'y_1$ | $x'y_1 + xy_2$ | $x'y_1 + x'y_2$ |
|-------|-------|-----|------|--------|---------|--------|---------|----------------|-----------------|
| 0     | 0     | 0   | 1    | 0      | 0       | 1      | 0       | 0              | 0               |
| 0     | 0     | 1   | 0    | 0      | 0       | 1      | 1       | 1              | 1               |
| 0     | 1     | 0   | 1    | 0      | 1       | 1      | 0       | 0              | 0               |
| 0     | 1     | 1   | 0    | 0      | 0       | 1      | 1       | 0              | 0               |
| 1     | 0     | 0   | 1    | 0      | 0       | 0      | 0       | 1              | 0               |
| 1     | 0     | 1   | 0    | 1      | 0       | 0      | 0       | 1              | 1               |
| 1     | 1     | 0   | 1    | 0      | 1       | 0      | 0       | 1              | 1               |
| 1     | 1     | 1   | 0    | 1      | 0       | 0      | 0       | 0              | 0               |

Step 3: Draw maps for the excitation variables

| $y_1y_2$ | $x$ | 0 | 1 |
|----------|-----|---|---|
| 00       | 0   | 0 | 0 |
| 01       | 1   | 0 | 3 |
| 11       | 1   | 1 | 7 |
| 10       | 0   | 1 | 5 |

$$y_1 = xy_1 + x'y_2$$

| $y_1y_2$ | $x$ | 0 | 1 |
|----------|-----|---|---|
| 00       | 0   | 0 | 1 |
| 01       | 1   | 1 | 3 |
| 11       | 1   | 0 | - |
| 10       | 0   | 0 | 5 |

$$y_2 = x'y_1 + xy_2$$

Step 4: Transition table, and identification of stable states.

| $x$ | 0  | 1  |
|-----|----|----|
| 00  | 00 | 01 |
| 01  | 11 | 01 |
| 11  | 11 | 10 |
| 10  | 00 | 10 |

### Step 5: Constructing a flow table

A flow table is similar to a transition table, but for the fact that the internal states are symbolized by letters rather than binary numbers.

Here, let

a : 00

b : 01

c : 11

d : 10

| $x$ | 0 | 1 |
|-----|---|---|
| 00  | a | b |
| 01  | c | b |
| 11  | c | d |
| 10  | a | d |

Note: Primitive Flow Table flow table has only stable state per row.

Ex? Analyze the asynchronous sequential circuit, which are expressed by the following Boolean expressions flow

$y = \overline{x_1}x_2$ , table

(Case to convert a flow table into a circuit)

## Flow Table

|   | $x_1x_2$ | 00     | 01     | 11     | 10 |
|---|----------|--------|--------|--------|----|
| a | (a, 0)   | (a, 0) | (a, 0) | b, 0   |    |
| b | a, 0     | a, 0   | (b, 1) | (b, 0) |    |

Step 1: ~~Put~~ flow table into transition

Assign boolean values for alphabets

|       | $x_1x_2$ | 00   | 01   | 11   | 10 |
|-------|----------|------|------|------|----|
| a (0) | 0, 0     | 0, 0 | 0, 0 | 1, 0 |    |
| b (1) | 0, 0     | 0, 0 | 0, 1 | 0, 0 |    |

$$a = 0$$

$$b = 1$$

Step 2: Split flow table into transition table and output map

Transition Table

|   | $x_1x_2$ | 00 | 01 | 11 | 10 |
|---|----------|----|----|----|----|
| 0 | 0        | 0  | 0  | 1  |    |
| 1 | 0        | 0  | 1  | 1  |    |

Output Map

|   | $x_1x_2$ | 00 | 01 | 11 | 10 |
|---|----------|----|----|----|----|
| 0 | 0        | 0  | 0  | 0  | 0  |
| 1 | 0        | 0  | 1  | 1  | 0  |

Step 3: Group stable states to obtain boolean expression


|   | $x_1x_2$ | 00 | 01 | 11 | 10 |
|---|----------|----|----|----|----|
| 0 | 0        | 0  | 0  | 1  |    |
| 1 | 0        | 0  | 1  | 1  |    |

|   | $x_1x_2$ | 00 | 01 | 11 | 10 |
|---|----------|----|----|----|----|
| 0 | 0        | 0  | 0  | 0  | 0  |
| 1 | 0        | 0  | 1  | 1  | 0  |

$$Y = x_1x_2' + x_1y$$

$$Z = x_1x_2y$$

Step 4: Draw the corresponding circuit



### \* Race Conditions

- A race condition is said to exist in an asynchronous sequential circuit when 2 or more binary state variables change in response to a change in an input variable.
- When there are unequal delays, a race condition may cause the state variables to change in an unpredictable manner.

Non-Critical Race : If the final stable state that the circuit reaches does not depend on the order in which the state variables change.

|           | $x$ | 0  | 1  |
|-----------|-----|----|----|
| $y_1 y_2$ | 00  | 00 | 11 |
| 00        | 01  |    | 11 |
| 01        |     | 11 |    |
| 11        |     |    | 11 |
| 10        |     |    | 11 |

possible transitions

00 → 11

00 → 01 → 11

00 → 10 → 11

□ indicates an unstable state.

|           | $x$ | 0  | 1  |
|-----------|-----|----|----|
| $y_1 y_2$ | 00  | 00 | 11 |
| 00        | 01  |    | 01 |
| 01        |     | 01 |    |
| 11        |     |    | 01 |
| 10        |     |    | 01 |

possible transitions

00 → 01



00 → 10 → 11 → 01

00 → 11 → 01

What I understand?

In an unstable state, only a single bit can change

Critical Race: If it is possible to end up in two or more different stable states, depending on the order in which the state variables change, then the race is said to be a critical race.



possible transitions

$$00 \rightarrow 01$$

$$00 \rightarrow 11$$

$$00 \rightarrow 10$$


$$00 \rightarrow 10$$

$$00 \rightarrow 11$$

$$00 \rightarrow \boxed{01} \rightarrow 11$$

### \* Avoiding races

- By making a proper binary assignment to the state variables
- The circuit can be redirected through a unique sequence of unstable states, back to a stable state. This is called a **cycle**.




$$00 \rightarrow \boxed{01} \rightarrow \boxed{11} \rightarrow 10$$

Note: cycles should end in a stable state, otherwise will oscillate infinitely

### Ex3 in Analysis (including stability considerations)

Given  
Circuit :



Step1: Boolean exp

$$Y = (x_1 y)' \cdot x_2$$

$$= (x_1' + y') x_2$$

$$\boxed{Y = x_1' x_2 + y' x_2}$$

Step2: obtaining values for excitation variable

| $y$ | $x_1$ | $x_2$ | $x_1'$ | $y'$ | $x_1' x_2$ | $y' x_2$ | $x_1' x_2 + y' x_2$ |
|-----|-------|-------|--------|------|------------|----------|---------------------|
| 0   | 0     | 0     | 1      | 1    | 0          | 0        | 0                   |
| 0   | 0     | 1     | 1      | 1    | 1          | 1        | 1                   |
| 0   | 1     | 0     | 0      | 1    | 0          | 0        | 0                   |
| 0   | 1     | 1     | 0      | 1    | 0          | 1        | 1                   |
| 1   | 0     | 0     | 1      | 0    | 0          | 0        | 0                   |
| 1   | 0     | 1     | 1      | 0    | 0          | 1        | 1                   |
| 1   | 0     | 0     | 0      | 0    | 0          | 0        | 0                   |
| 1   | 1     | 1     | 0      | 0    | 0          | 0        | 0                   |

Step3: Map

| $x_1 x_2$ | $y$ | 00 | 01 | 10 | 11 |
|-----------|-----|----|----|----|----|
| 00        | 0   | 0  | 1  | 1  | 0  |
| 01        | 1   | 0  | 0  | 0  | 0  |


Step4: Identify stable state

| $x_1 x_2$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | 0  | 1  | 1  | 0  |
| 01        | 1  | 0  | 0  | 0  |


Note that when  $x_1 x_2 = 11$ , there is no stable state.  $\Rightarrow y \neq y'$  are diff.  
If  $y=0$ , then  $y=1$ , which causes a transition to the second row, and back again.  
The state variable oscillates indefinitely.

## \* Analysis of Asynchronous Sequential Circuits with Latches

→ Consider an SR-latch made from 2 cross-coupled NOR gates.



→ Redrawing the circuit



Step 1: Obtaining the Boolean expression

$$Y = ((S+Y)' + R)'$$

$$Y = \cancel{S} \cancel{Y} + R \quad (S+Y)' \cdot R'$$

$$\boxed{Y = SR' + R'Y}$$

Truth table of SR latch

| SR | Q | Q' |
|----|---|----|
| 01 | 0 | 1  |
| 00 | 0 | 1  |
| 10 | 1 | 0  |
| 11 | 1 | 0  |
| 11 | 0 | 0  |

forbidden state

→ In order to prevent the forbidden state from occurring,<sup>(11)</sup>

the condition  $SR = 0$  can be set.

$$Y = SR' + R'y$$

$SR'$  can be rewritten as:

$$SR' + 0$$

$$\begin{aligned} SR' + SR &= S(R + R') \\ &= S \end{aligned}$$

$$\Rightarrow \boxed{Y = S + R'y} \quad \text{when } SR = 0$$

Step 2: Obtaining the excitation ~~for~~ variable's values


| $y$ | $s$ | $R$ | $SR'$ | $R'$ | $R'y$ | $S + R'y$ |
|-----|-----|-----|-------|------|-------|-----------|
| 0   | 0   | 0   | 0     | 1    | 0     | 0         |
| 0   | 0   | 1   | 0     | 0    | 0     | 0         |
| 0   | 1   | 0   | 1     | 1    | 0     | 1         |
| 0   | 1   | 1   | 0     | 0    | 0     | 0         |
| 1   | 0   | 0   | 0     | 1    | 1     | 1         |
| 1   | 0   | 1   | 0     | 0    | 0     | 0         |
| 1   | 1   | 0   | 1     | 1    | 1     | 1         |
| 1   | 1   | 1   | 0     | 0    | 0     | 0         |

Step 3: Transition Table


| $y$ | $SR = 00$ | $01$ | $11$ | $10$ |
|-----|-----------|------|------|------|
| $0$ | 0         | 0    | 0    | 1    |
| $1$ | 1         | 0    | 0    | 1    |

## Analysis using an SR' latch

→ Consider an SR latch implemented with NAND gates



→ 8 Redrawing the circuit



Step 1: Obtaining the Boolean function

$$Y = ((R \cdot Y)' \cdot S)'$$

$$Y = R \cdot Y + S'$$

$$\boxed{Y = S' + R \cdot Y}$$

### Truth Table

| S | R | Q | Q' |
|---|---|---|----|
| 1 | 0 | 0 | 1  |
| 1 | 1 | 0 | 1  |
| 0 | 1 | 1 | 0  |
| 1 | 1 | 1 | 0  |

$$\boxed{0 \ 0 \ 1 \ 1} \rightarrow \text{forbidden}$$

To avoid the forbidden state, the condition to be applied

is  $\boxed{S' \cdot R' = 0}$


Step 2: Obtaining the excitation variable's values

| $y$ | $s$ | $R$ | $s'$ | $Ry$ | $s' + Ry$ |
|-----|-----|-----|------|------|-----------|
| 0   | 0   | 0   | 1    | 0    | 1         |
| 0   | 0   | 1   | 1    | 0    | 1         |
| 0   | 1   | 0   | 0    | 0    | 0         |
| 0   | 1   | 1   | 0    | 0    | 0         |
| 1   | 0   | 0   | 1    | 0    | 1         |
| 1   | 0   | 1   | 1    | 1    | 1         |
| 1   | 1   | 0   | 0    | 0    | 0         |
| 1   | 1   | 1   | 0    | 1    | 1         |

Step 3: Drawing the transition table

| $y \setminus SR$ | 00     | 01     | 11     | 10     |
|------------------|--------|--------|--------|--------|
| 0                | 1<br>0 | 1<br>1 | 0<br>3 | 0<br>2 |
| 1                | 1<br>4 | 1<br>5 | 1<br>7 | 0<br>6 |

\* Example for Analysis using an SR Latch



Step 1 : Obtaining the boolean expressions for the latch inputs and the exitation variable

$$S_1 = x_1 y_2 \quad S_2 = x_1 x_2$$

$$R_1 = x_1' x_2' \quad R_{Q} = x_2' y_1$$

$$Y_1 = S_1 + R_1 y_1$$

$$Y_2 = S_2 + R_2' y_2$$

~~$$Y_1 = x_1 y_2 + (x_1' x_2') y_1$$~~

$$Y_1 = x_1 y_2 + (x_1 + x_2) y_1$$

~~$$Y_1 = x_1 y_2 + x_1' y_1 + x_2' y_1$$~~

$$Y_1 = x_1 y_2 + x_1 y_1 + x_2 y_1$$

$$Y_2 = x_1 x_2 + (x_2 + y_1') y_2$$

$$Y_2 = x_1 x_2 + x_2 y_2 + y_1' y_2$$

Step 2: Compute  $Y_1$  and  $Y_2$  values

Inputs come up  
(Draw correct table)

| $y_1$ | $y_2$ | $x_1$ | $x_2$ | $S_1$ | $S_2$ | $R_1$ | $R_Q$ | $x_1'$ | $x_2'$ |
|-------|-------|-------|-------|-------|-------|-------|-------|--------|--------|
| 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 1      | 1      |
| 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 1      | 0      |
| 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0      | 1      |
| 0     | 0     | 1     | 1     | 0     | 1     | 0     | 0     | 0      | 0      |
| 0     | 1     | 0     | 0     | 0     | 0     | 1     | 0     | 1      | 1      |
| 0     | 1     | 0     | 1     | 0     | 0     | 0     | 0     | 1      | 0      |
| 0     | 1     | 1     | 0     | 1     | 0     | 0     | 0     | 0      | 1      |
| 0     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0      | 0      |
| 1     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1      | 1      |
| 1     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 1      | 0      |
| 1     | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 0      | 1      |
| 1     | 0     | 1     | 1     | 0     | 1     | 0     | 0     | 0      | 0      |
| 1     | 1     | 0     | 0     | 0     | 0     | 1     | 0     | 1      | 0      |
| 1     | 1     | 0     | 1     | 0     | 0     | 0     | 0     | 1      | 0      |
| 1     | 1     | 1     | 0     | 1     | 0     | 0     | 1     | 0      | 1      |
| 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0      | 0      |

Step 3 : Draw a map, and identify stable states

| $x_1 x_2$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | 00 | 00 | 01 | 00 |
| 01        | 01 | 01 | 11 | 11 |
| 11        | 00 | 11 | 11 | 10 |
| 10        | 00 | 10 | 11 | 10 |

### \* Latch Excitation Table

A table that lists the required inputs for S and R, for each of the possible transitions to  $y \rightarrow y'$ .

for an SR Latch, the truth table is:

$$y = S + R'y$$

$$y = S + R'y$$

| S | R | $R'$ | Present State | Next State |
|---|---|------|---------------|------------|
| 0 | 0 | 1    | 0             | 000 0.     |
| 0 | 0 | 1    | 11            | 11         |
| 0 | 1 | 0    | 0             | 0          |
| 0 | 1 | 0    | 1             | 0          |
| 1 | 0 | 1    | 0             | 1          |
| 1 | 0 | 1    | 1             | 1          |
| 1 | 1 | 0    | 0             | X          |
| 1 | 1 | 0    | 1             | X          |

Excitation Table

| y | $y'$ | SR  |
|---|------|-----|
| 0 | 0    | 0 X |
| 0 | 1    | 1 0 |
| 1 | 0    | 0 1 |
| 1 | 1    | X 0 |

## \* Implementation

→ process of making a sequential circuit given the transition table

The transition table is:

| $q, x_1, x_2$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 0             | 0  | 0  | 0  | 1  |
| 1             | 0  | 0  | 1  | 1  |

Step 2 Derive boolean expressions for S & R after drawing a map

for the S input

| $q, x_1, x_2$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 0             | 0  | 0  | X  | 1  |
| 1             | 0  | 0  | X  | X  |

|     |       |       |
|-----|-------|-------|
| $q$ | $x_1$ | $x_2$ |
| 0   | 1     | 0     |
| 1   | 1     | 0     |

$S = x_1 x_2'$

| excitation table |   | S | R |
|------------------|---|---|---|
| y                | Y |   |   |
| 0                | 0 | 0 | X |
| 0                | 1 | 1 | 0 |
| 1                | 0 | 0 | 1 |
| 1                | 1 | X | 0 |

for the R input

| $q, x_1, x_2$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 0             | X  | X  | X  | 0  |
| 1             | 1  | 1  | 0  | 0  |

|     |       |       |
|-----|-------|-------|
| $q$ | $x_1$ | $x_2$ |
| 0   | 0     | 0     |
| 0   | 0     | 1     |
| 1   | 0     | 0     |
| 1   | 0     | 1     |


  

$R = x_1'$


### Step 3: Draw the logic circuit

(17)

(i) with a NOR latch



(ii) with a NAND latch




### \* Debounce Circuit

→ A debounce circuit is a circuit which removes the series of pulses that result from a contact bounce, and produces a single smooth transition of the binary signal from 0 to 1 or 1 to 0.

→ This circuit can be made by connecting a single pole, double throw switch to an SR latch.

→ The contact center is connected to the ground, and provides a signal equal to logic 0.

→ When one of the 2 contacts A or B is not connected to the ground through the switch, it behaves like a logic 1 signal.



### Working

When the switch rests in position A

$$\Rightarrow S = 0$$

$$R = 1$$

$$Q = 1$$

$$Q' = 0$$

When the switch is moved to position B,

R goes to 0.

$$S = 1$$

$$Q = 0$$

$$Q' = 1$$

After the switch makes an initial contact with B, it bounces several times.

Even if there is bouncing the latch of p would not be affected due to the fact that there is never complete contact w/ the ground.

When the switch goes back to A,  $S = 0$  and  $Q = 1$

There will again be a smooth transition of the o/p even if there are contact bounces.

## \* Design Procedure


19

Q. Design a gated latch circuit with a  $\text{J}/\text{P}$  gate  $G_1$  and  $D$  and  $\text{I}/\text{P}$   $Q$ . The information present at  $D$  is transferred to  $Q$  when  $G_1 = 1$ . The  $Q$  output will follow the  $D$  input as long as  $G_1 = 1$ . When  $G_1$  goes to 0, the information present at the  $D$  input, at the time the transition occurred is retained.

Ans. Two inputs : G1 & D

$$G_1 = 1 \Rightarrow 0/p = D$$

$$G = 0 \Rightarrow \text{olp} = \text{previous state}$$




Assign each unique transition an alphabet.

### Step 3: Consolidate flow diagram into a state table

| State | Inputs |                | Outputs | Comments     |
|-------|--------|----------------|---------|--------------|
|       | D      | G <sub>i</sub> |         |              |
| a     | 0      | 1              | 0       |              |
| b     | 01     | 1              | 1       |              |
| c     | 0      | 0              | 0       |              |
| d     | 1      | 0              | 0       | After a or d |
| e     | 1      | 0              | 1       | after c      |
| f     | 0      | 0              | 1       | after b or f |
|       |        |                |         | after e      |

### Step 4: Draw a Flow diagram



Remember as  
cf acdeb  
and no 3 or 6

Step 4: Draw a primitive flow table

Q1

|    | 00        | 01       | 11       | 10       |
|----|-----------|----------|----------|----------|
| 01 | a<br>c,-  | a,0<br>- | b,-      | -,-      |
| 11 | b<br>-, - | a,-      | b,1<br>- | e,-      |
| 00 | c<br>c,0  | a,-      | -, -     | d,-      |
| 10 | d<br>c,-  | -, -     | b,-      | d,0<br>- |
| 10 | e<br>f,-  | -, -     | b,-      | e,1<br>- |
| 00 | f<br>f,1  | a,-      | -, -     | e,-      |

Note: 2 bit changes  
not allowed, use  
-, - in such cases

Look at comments in the state table

- (i) f comes after e, and not c
- (ii) e does not come after d, so d is the other possibility

## \* Reduction of State

Construction of implication tables

Ex1 Construct an implication table and reduce the states for the following state table.

| Present State | Next State |       | Output |       |
|---------------|------------|-------|--------|-------|
|               | $x=0$      | $x=1$ | $x=0$  | $x=1$ |
| a             | d          | b     | 0      | 0     |
| b             | e          | a     | 0      | 0     |
| c             | g          | f     | 0      | 1     |
| d             | a          | d     | 1      | 0     |
| e             | a          | d     | 1      | 0     |
| f             | c          | b     | 0      | 0     |
| g             | a          | e     | 1      | 0     |

Step1:

|   |      |   |   |      |      |
|---|------|---|---|------|------|
| b | d, e |   |   |      |      |
| c | X    | X |   |      |      |
| d | X    | X | X |      |      |
| e | X    | X | X | ✓    |      |
| f | X    | X | X | X    | X    |
| g | X    | X | X | d, e | d, e |

Step2

Write when equivalent states occur

(a,b), (d,g), (e,d), (e,g)

⇒ (a,b), (d,g)

∴ The final grouping becomes

(a,b), (c) (d,e,g), (f)

Step 3 : Merge flow table

Replace  $b$  with  $a$   
 $e, q$  with  $d$


| Present State | Next State |       | Output |
|---------------|------------|-------|--------|
|               | $x=0$      | $x=1$ | $x=1$  |
| a             | d          | a     | ,      |
| c             | a          | f     | ,      |
| d             | a          | d     | ,      |
| f             | c          | a     | ,      |

## \* State Reduction from the Floop table

## Ex-2 Flow table.

00 01 11 10 .

|   |                  |                  |                  |                  |  |
|---|------------------|------------------|------------------|------------------|--|
| a | c <sub>1</sub> - | a <sub>1</sub> 0 | b <sub>1</sub> - | -i-              |  |
| b | -i-              | a <sub>1</sub> - | b <sub>1</sub>   | e <sub>1</sub> - |  |
| c | c <sub>1</sub> 0 | a <sub>1</sub> - | -i-              | d <sub>1</sub> - |  |
| d | c <sub>1</sub> - | -i-              | b <sub>1</sub> - | d <sub>1</sub> 0 |  |
| e | f <sub>1</sub> - | -i-              | b <sub>1</sub> - | e <sub>1</sub> 1 |  |
| f | f <sub>1</sub> 1 | a <sub>1</sub> - | -i-              | e <sub>1</sub> - |  |



## Equivalent states


$$(a,b) \quad (a,c) \quad (a,d) \quad (b,e) \quad (b,f) \quad (c,d) \quad (e,f)$$

## Asynchronous Design Examples

Example 1 : Design a gated latch circuit with 2 inputs

$G \rightarrow$  gate and  $D \rightarrow$  data and one output  $Q$ . The gated latch is a memory element that has the value of D when  $G=1$  and retains the value when  $G$  goes to 0.  
 (when  $G$  goes to 0, there is no change in the output)

Solution :  $G=1 \Rightarrow Q/P = P$   
 $G=0 \Rightarrow Q/P = \text{previous state}$



| State | Input | Output | Comments            |
|-------|-------|--------|---------------------|
| a     | 01    | 0      | $Q=D$ as $G=1$      |
| b     | 11    | 1      | $Q=D$ as $G=1$      |
| c     | 00    | 0      | after state a or d. |
| d     | 10    | 0      | after c             |
| e     | 10    | 1      | after b or f        |
| f     | 00    | 1      | after e             |

## Primitive Flow Table

|    |   | DG                   |                      |                      |                      |
|----|---|----------------------|----------------------|----------------------|----------------------|
|    |   | 00                   | 01                   | 11                   | 10                   |
| 01 | a | c <sub>1</sub> -     | (a <sub>1</sub> , 0) | b <sub>1</sub> -     | - <sub>1</sub> -     |
| 11 | b | - <sub>1</sub> -     | a <sub>1</sub> -     | (b <sub>1</sub> , 1) | e <sub>1</sub> -     |
| 00 | c | (c <sub>1</sub> , 0) | a <sub>1</sub> -     | - <sub>1</sub> -     | d <sub>1</sub> -     |
| 10 | d | c <sub>1</sub> -     | - <sub>1</sub> -     | b <sub>1</sub> -     | (d <sub>1</sub> , 0) |
| 10 | e | f <sub>1</sub> -     | - <sub>1</sub> -     | b <sub>1</sub> -     | (e <sub>1</sub> , 1) |
| 00 | f | (f <sub>1</sub> , 1) | a <sub>1</sub> -     | - <sub>1</sub> -     | e <sub>1</sub> -     |


## Reduction of Primitive Flow Table - Implication Table

|   |     |     |   |     |
|---|-----|-----|---|-----|
| b | ✓   |     |   |     |
| c | ✓   | die | x |     |
| d | ✓   | die | x | ✓   |
| e | cif | x   | ✓ | cif |
| f | cif | x   | ✓ | die |

a      b      c      d      e

## Compatible Pairs

(a,b), (a,c) (a,d) (b,e), (b,f) (c,d), (c,f)



find closed paths

(3)

$$(a, c, d) = a$$

$$(b, e, f) = b$$

} maximum compatible pairs

### Splitting of primitive flowtable

|   | 00                   | 01                   | 11               | 10                   |
|---|----------------------|----------------------|------------------|----------------------|
| a | c <sub>1</sub> -     | (a <sub>1</sub> , 0) | b <sub>1</sub> - | -,-                  |
| c | (c <sub>1</sub> , 0) | a <sub>1</sub> -     | -,-              | d <sub>1</sub> -     |
| d | c <sub>1</sub> -     | -,-                  | b <sub>1</sub> - | (d <sub>1</sub> , 0) |

|   | 00                   | 01               | 11                   | 10                   |
|---|----------------------|------------------|----------------------|----------------------|
| b | -,-                  | a <sub>1</sub> - | (b <sub>1</sub> , 1) | e <sub>1</sub> -     |
| e | f <sub>1</sub> -     | -,-              | b <sub>1</sub> -     | (e <sub>1</sub> , 1) |
| f | (f <sub>1</sub> , 1) | a <sub>1</sub> - | -,-                  | e <sub>1</sub> -     |

merge 2 diagrams

|     | 00                 | 01                 | 11                 | 10                 |
|-----|--------------------|--------------------|--------------------|--------------------|
| acd | c <sub>1</sub> , 0 | a <sub>1</sub> , 0 | b <sub>1</sub> -   | d <sub>1</sub> , 0 |
| bef | f <sub>1</sub> , 1 | a <sub>1</sub> -   | b <sub>1</sub> , 1 | e <sub>1</sub> , 1 |

apply equalities obtained from the max comp. pairs

|   | 00                 | 01                 | 11                 | 10                 |
|---|--------------------|--------------------|--------------------|--------------------|
| a | a <sub>1</sub> , 0 | a <sub>1</sub> , 0 | b <sub>1</sub> , 0 | a <sub>1</sub> , 0 |
| b | b <sub>1</sub> , 1 | a <sub>1</sub> -   | b <sub>1</sub> , 1 | b <sub>1</sub> , 1 |

assign state values

|   | 00                 | 01                 | 11                 | 10                 |
|---|--------------------|--------------------|--------------------|--------------------|
| a | a <sub>1</sub> , 0 | a <sub>1</sub> , 0 | b <sub>1</sub> , 0 | a <sub>1</sub> , 0 |
| b | b <sub>1</sub> , 1 | a <sub>1</sub> , 1 | b <sub>1</sub> , 1 | b <sub>1</sub> , 1 |

Note : if the states are in the form

|   |          |   |
|---|----------|---|
| 0 | <u>0</u> | 0 |
| 1 | <u>1</u> | 1 |
| 0 | <u>X</u> | 1 |
| 1 | <u>X</u> | 0 |

Let  $A=0$  and  $B=1$

### X-Map Simplification

| $y \backslash DG$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 0                 | 0  | 0  | 1  | 0  |
| 1                 | 1  | 0  | 1  | 1  |

(input values)


$$Y = DG + G'y$$

$$\begin{array}{r} y \backslash DG \\ \hline 00 & 0 \\ 01 & 1 \\ 1x0 & \\ \hline G'y & \end{array} \quad \begin{array}{r} y \backslash DG \\ \hline 00 & 0 \\ 01 & 1 \\ 11 & \\ \hline DG & \end{array}$$

| $y \backslash DG$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 0                 | 0  | 0  | 0  | 0  |
| 1                 | 1  | 1  | 1  | 1  |

$$Q = y$$

### Combinational Circuit Implementation



### SR Latch Implementation

| $y \backslash DG$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 0                 | 0  | 0  | 1  | 0  |
| 1                 | 1  | 0  | 1  | 1  |

### Latch Excitation Table

| $y$ | $y$ | S | R |
|-----|-----|---|---|
| 0   | 0   | 0 | X |
| 0   | 1   | 1 | 0 |
| 1   | 0   | 0 | 1 |
| 1   | 1   | X | 0 |

| $y \backslash DG$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 0                 | 0  | 0  | 1  | 0  |
| 1                 | X  | 0  | X  | X  |


$$S = DG$$

| $y \backslash DG$ | 00 | 01  | 11 | 10 |
|-------------------|----|-----|----|----|
| 0                 | X  | (X) | 0  | X  |
| 1                 | 0  | 1   | 0  | 0  |


$$R = D'G$$

## Latch Diagram

5



Example 2 : Design an asynchronous sequential circuit w/ 2 inputs  $x_1$  and  $x_2$  and one output  $z$ . Initially both inputs are equal to 0. When  $x_1$  or  $x_2$  becomes 1, the output  $z$  becomes 1. When the second input also becomes 1, the output changes to zero. The output stays at 0 until the circuit goes back to the initial state.



| State Table |       |        |
|-------------|-------|--------|
| State       | Input | Output |
| a           | 00    | 0      |
| b           | 01    | 1      |
| c           | 10    | 1      |
| d           | 01    | 0      |
| e           | 10    | 0      |
| f           | 11    | 0      |

| primitive |                        | flow table                   |                    |                    |
|-----------|------------------------|------------------------------|--------------------|--------------------|
|           | x,??                   | 00                           | 01                 | 11                 |
| a         | @ 0                    | b,<br>-<br><br>b,<br>1       | -<br>-<br>f,<br>-  | c,<br>-<br>c,<br>1 |
| b         | a,<br>-<br><br>a,<br>1 | b,<br>1                      | f,<br>-            | -<br>-<br>-        |
| c         | a,<br>-<br><br>a,<br>1 | -<br>-<br>f,<br>-            | f,<br>-<br>c,<br>1 | -<br>-<br>-        |
| d         | a,<br>-<br><br>a,<br>1 | (d) 0                        | f,<br>-            | -<br>-<br>-        |
| e         | a,<br>-<br><br>a,<br>1 | -<br>-<br>f,<br>-            | f,<br>-<br>e,<br>0 | -<br>-<br>-        |
| f         | -<br>-<br>f            | -<br>-<br>d,<br>-<br>f,<br>0 | -<br>-<br>f,<br>0  | e,<br>-<br>-       |

## Implication Table


|   |             |   |                  |   |
|---|-------------|---|------------------|---|
| b | ✓           |   |                  |   |
| c | ✓           | ✓ |                  |   |
| d | b,c<br>X    | X | ✓                |   |
| e | c,e<br>X    | ✓ | X                | ✓ |
| f | b,d<br>c,e. | X | b,d<br>c,e.<br>X | ✓ |

a      b      c      d      e

## compatible pairs

(a,b), (a,c), (b,c), (b,e), (c,d), (d,e), (d,f), (e,f)

## minimum compatible pairs



$$\begin{aligned} (a,b,c) &= a \\ (d,e,f) &= d. \end{aligned}$$

## separated Flawtable

|   | 00   | 01   | 11   | 10   |
|---|------|------|------|------|
| a | a, 0 | b, - | -, - | c, - |
| b | a, - | b, 1 | f, - | -, - |
| c | a, - | -, - | f, - | c, 1 |

|   | 00   | 01   | 11   | 10   |
|---|------|------|------|------|
| d | a, - | d, 0 | f, - | -, - |
| e | a, - | -, - | f, - | e, 0 |
| f | -, - | d, - | f, 0 | e, - |

merged

|       | 00   | 01   | 11   | 10   |
|-------|------|------|------|------|
| a,b,c | a, 0 | b, 1 | f, - | c, 1 |
| d,e,f | a, - | d, 0 | f, 0 | e, 0 |

7

a.b.c = a and d.e.f = d.

$x_1x_2$

|             |             |             |             |
|-------------|-------------|-------------|-------------|
| $a \cdot 0$ | $a \cdot 1$ | $d \cdot 1$ | $a \cdot 1$ |
| $a \cdot 0$ | $d \cdot 0$ | $d \cdot 0$ | $d \cdot 0$ |

$$a=0$$

$$d=1$$

### X-Map Simplification

$x_1x_2$

|   | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 0  | 1  | 0  |
| 1 | 0  | 1  | 0  | 1  |

$$= F_{\bar{x}_1} + x_1x_2 + F_{\bar{x}_2}$$

$$\begin{array}{r} F_{\bar{x}_1x_2} \\ \hline 0 & 1 & 1 \\ 1 & 1 & 1 \\ \hline x_1x_2 \\ \hline \end{array}$$

$$\begin{array}{r} F_{\bar{x}_1x_2} \\ \hline 1 & 0 & 1 \\ 1 & 1 & 1 \\ \hline F_{\bar{x}_2} \\ \hline \end{array}$$

$$\begin{array}{r} F_{\bar{x}_1x_2} \\ \hline 1 & 1 & 1 \\ 1 & 1 & 0 \\ \hline F_{\bar{x}_1} \\ \hline \end{array}$$

$x_1x_2$

|   | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 1  | 1  | 1  |
| 1 | 0  | 0  | 0  | 0  |

check  
disappearance

$$\begin{array}{r} F_{\bar{x}_1x_2} \\ \hline 0 & 0 & 1 \\ 0 & 1 & 1 \\ \hline F'x^2 \\ \hline \end{array}$$



$$\begin{array}{r} F_{\bar{x}_1x_2} \\ \hline 0 & 1 & 1 \\ 0 & 1 & 0 \\ \hline F'x_1 \\ \hline \end{array}$$

Draw ckt diagram

Example 3: Design an asynchronous sequential circuit which has 2 inputs  $x_1$  &  $x_2$  and one output  $x$ . The circuit gives an output whenever the input sequence is  $(0,0), (0,1)$  and  $(1,1)$  in that order.

Solution

$(0,0) \rightarrow (0,1) \rightarrow (1,1)$



Assume that there is a cloned state F,  
which is the same as B,  
since the problem does not  
state if  $\frac{11}{1}$  can go back to B  
if E can go to B


state-table

primitive final table

|   | 00  | 01 | 11 | 10 |
|---|-----|----|----|----|
| a | 010 |    |    |    |
| b |     |    |    |    |
| c |     |    |    |    |
| d |     |    |    |    |
| e |     |    |    |    |
| f |     |    |    |    |

Example 4: Design a circuit with inputs A and B to give an output Z=1, when  $AB=1$ , but only if A becomes 1 before B.

B.



$$\begin{array}{c} AB \\ \hline 10 \end{array} \rightarrow \begin{array}{c} AB \\ \hline 11 \\ 11 \\ \hline 11 \end{array}$$

Implication Table

State Table

| State | Input | Output |
|-------|-------|--------|
| a     | 00    | 0      |
| b     | 01    | 0      |
| c     | 10    | 0      |
| d     | 11    | 0      |
| e     | 11    | 1      |

| b | a | d  | e  |
|---|---|----|----|
| c | ✓ | de |    |
| d | ✓ | ✓  | de |
| e | ✓ | de | ✓  |


Prime Flow Table

|   | 00, 01 | 11     | 10     |      |
|---|--------|--------|--------|------|
| a | (a, 0) | b, -   | -, c   | , -  |
| b | a, -   | (b, 0) | d, -   | -, - |
| c | a, -   | -, e   | -, 0   | 0, 0 |
| d | -, -   | b, -   | (d, 0) | c, - |
| e | -, -   | b, -   | (e, 1) | c, - |

Compatible Pairs

(a,b), (a,c), (a,d), (a,e)  
(b,d), (c,e)

Maximum Compatible Pair



eliminate AB  
eliminate DA  
consider (a,c,e) = a  
and b,d = b.

| AB |      | 00   | 01   | 11   | 10   |
|----|------|------|------|------|------|
| a  | b    | a, 0 | b, - | -, - | c, - |
| c  | a, - | -, - | e, - | c, 0 |      |
| e  | -, - | b, - | e, 1 | c, - |      |

b, d

| AB |      | 00   | 01   | 11   | 10   |
|----|------|------|------|------|------|
| b  | d    | a, - | b, 0 | d, - | -, - |
| d  | a, - | -, - | b, - | d, 0 | c, - |

↓  
merge.

|      |      |      |      |
|------|------|------|------|
| a, 0 | b, - | e, 1 | c, 0 |
| a, - | b, 0 | d, 0 | c, - |

↓.

|      |      |      |      |
|------|------|------|------|
| a, 0 | b, - | a, 1 | a, 0 |
| a, - | b, 0 | b, 0 | a, - |

### X-map Simplification

| F | AB |   | 00 | 01 | 11 | 10 |
|---|----|---|----|----|----|----|
| 0 | 0  | 0 | 1  | 0  | 0  | 0  |
| 1 | 0  | 1 | 1  | 1  | 0  | 0  |

| F | AB |   | 00 | 01 | 11 | 10 |
|---|----|---|----|----|----|----|
| 0 | 0  | 0 | X  | 1  | 1  | 0  |
| 1 | X  | 0 | 0  | 0  | 0  | X  |

$$\begin{array}{r}
 F \quad F' \\
 \hline
 0 \quad 0 \\
 1 \quad 1
 \end{array}
 \quad
 \begin{array}{r}
 F' \quad F \\
 \hline
 0 \quad 1 \\
 1 \quad 0
 \end{array}$$

$$\begin{array}{r}
 F' \\
 \hline
 A'B
 \end{array}$$

$$\begin{array}{r}
 F' \quad F \\
 \hline
 1 \quad 0 \\
 1 \quad 1
 \end{array}
 \quad
 \begin{array}{r}
 F' \quad F \\
 \hline
 1 \quad 1 \\
 1 \quad 1
 \end{array}$$

$$\begin{array}{r}
 F' \\
 \hline
 FB
 \end{array}$$

$$\begin{array}{r}
 F' \quad F \\
 \hline
 0 \quad 1 \\
 0 \quad 1
 \end{array}
 \quad
 \begin{array}{r}
 F' \\
 \hline
 F'B
 \end{array}$$

$$\text{Input} = A'B + FB$$


⇒ Input = A'B + FB  
 O/P = F'B

Draw circuit diagram

Example 6 : Design an asynchronous sequential circuit

with 2 inputs  $X$  and  $Y$  and with one output  $Z$ . Whenever  $Y$  is 1, the input  $X$  is transferred to  $Z$ . When  $Y$  is zero, the output does not change for any change in  $X$ .

Ans




|   | 00       | 01     | 11     | 10     |      |
|---|----------|--------|--------|--------|------|
| a | (a)      | 0      | c, -   | -, -   | d, - |
| b | (b), (b) | c, -   | -, -   | e, -   |      |
| c | a, -     | (c), 0 | f, -   | -, -   |      |
| d | a, f     | -, -   | f, -   | (d), 0 |      |
| e | b, -     | -, -   | f, -   | (e), 1 |      |
| f | -, -     | c, -   | (f), 1 | e, -   |      |

compatible pairs

- (a,c), (a,d) (e,f)
- (b,e), (b,f)
- (c,d) (c,f)

|   | a                    | b    | c    | d    | e |
|---|----------------------|------|------|------|---|
| b | x                    |      |      |      |   |
| c | ✓                    | a, b |      |      |   |
| d | ✓                    | b, a | ✓    |      |   |
| e | x, b<br>a, b<br>e, d | ✓    | a, b | x, d |   |
| f | x, e<br>e, d         | ✓    | ✓    | a, e | ✓ |

# Merger Diagram




$$(a,d,c) = a$$

$$(b, e, f) = 0$$

## Reduced primitive floco table

|   | 00   | 01    | 11    | 10    |
|---|------|-------|-------|-------|
| a | a.0  | c. -  | - c - | d. -  |
| c | a. - | c.0   | f. -  | - c - |
| d | a. - | - c - | f. -  | d.0   |



merge

|    | xy   | 00   | 01   | 11   | 10 |
|----|------|------|------|------|----|
| F. | a, 0 | c, 0 | f, - | d, 0 |    |
| a  | b, 1 | c, - | f, 1 | e, 1 |    |
| b  |      |      |      |      |    |

## state assignment

check for  
discrepancy

|   | 00  | 01  | 11  | 10  |  |
|---|-----|-----|-----|-----|--|
| 0 | 0,0 | 0,0 | 1,- | 0,0 |  |
| 1 | 1,1 | 0,1 | 1,1 | 1,1 |  |

simplify - assian  $(a, d, c) = a^2$

$$(b \cdot e, f) = b$$

| F | 00   | 01   | 11   | 10   |
|---|------|------|------|------|
| a | a, 0 | a, 0 | b, - | a, 0 |
| b | b, 1 | a, - | b, 1 | b, 1 |

8

split into k-maps


## Input

|   |   |   |   |
|---|---|---|---|
| 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |

simplify + draw circuit

~~Ex6~~

Design an asynchronous sequential circuit that has 2 inputs  $X_2$  and  $X_1$  and one output  $Z$ . When  $X_1 = 0$ , the output  $Z$  is 0. The first change in  $X_2$  occurs while  $X_1$  is 1, will cause the output  $Z$  to be 1. The output  $Z$  will remain 1 until  $X_1$  returns to 0.



State Table

| State | Input | Output |
|-------|-------|--------|
| a     | 00    | 0      |
| b     | 01    | 0      |
| c     | 10    | 0      |
| d     | 11    | 1      |
| e     | 11    | 0      |
| f     | 01    | 1      |

Implication Table

|   | b                | c                | d   | e |     |
|---|------------------|------------------|-----|---|-----|
| b | ✓                |                  |     |   |     |
| c |                  | die <sup>x</sup> |     |   |     |
| d | bif <sup>x</sup> | bif <sup>x</sup> | die |   |     |
| e | bif <sup>x</sup> | die <sup>x</sup> | ✓   | x |     |
| f | bif <sup>x</sup> | x                | etc | ✓ | etc |

Primitive Flow Table

|   | 00   | 01     | 11     | 10     |
|---|------|--------|--------|--------|
| a | @, 0 | b, -   | -, -   | c, -   |
| b | a, - | (b), 0 | d, -   | -, -   |
| c | a, - | -, -   | e, -   | (c), 0 |
| d | -, - | f, -   | (d), 1 | c, -   |
| e | -, - | f, -   | (e), 0 | c, -   |
| f | a, - | (f), 1 | d, -   | -, -   |


compatible pairs

(a,b), (a,c),  
~~(b,d)~~, (c,e),  
(cd,f)

(a,b) (a,c)

(c,e) (d,f)

### Merge diagram



$$a = b$$

$$d = f$$

$$c = e$$

|   |     | 00  | 01  | 11  | 10 |
|---|-----|-----|-----|-----|----|
| a | a,0 | b,- | -,- | c,- |    |
| b | a,- | b,- | d,- | -,- |    |

|   |     | 00  | 01  | 11  | 10 |
|---|-----|-----|-----|-----|----|
| d | --  | f,- | d,1 | c,- |    |
| f | a,- | f,1 | d,- | -,- |    |

|   |     | 00  | 01  | 11  | 10 |
|---|-----|-----|-----|-----|----|
| c | a,- | -,- | e,- | c,0 |    |
| e | -,- | f,- | e,0 | c,- |    |

↓  
merge

|   |     | 00  | 01  | 11  | 10 |
|---|-----|-----|-----|-----|----|
| a | a,0 | b,- | d,- | c,- |    |
| c | a,- | f,- | e,0 | c,0 |    |
| d | a,- | f,1 | d,1 | c,- |    |

$$\begin{aligned} a &= 00 \\ \cancel{d} &= 01 \quad c = 01 \\ \cancel{c} &= 010 \quad d = 10 \end{aligned}$$

|   |     | 00  | 01  | 11  | 10 |
|---|-----|-----|-----|-----|----|
| a | a,0 | a,- | d,- | c,- |    |
| a | a,- | d,- | c,0 | c,0 |    |
| a | a,- | d,1 | d,1 | c,- |    |

↓

|    |      | 00   | 01   | 11   | 10 |
|----|------|------|------|------|----|
| 00 | 00,0 | 00,- | 10,- | a,-  |    |
| 00 | 00,- | 10,- | 01,0 | a,0  |    |
| 00 | 00,- | 10,- | 10,1 | 01,- |    |

Hazards: unwanted switching transients that may appear at the output

- gives temporary wrong values
- can accidentally transition to a wrong state

### Types of Hazards

static 0 → goes to 1 when it should remain at 0

static 1 → goes to 0 when it should remain at 1

dynamic hazard → causes d/p to change 3 or more times

when it should change from  $1 \rightarrow 0$  or  $0 \rightarrow 1$

essential hazard → feedback delay < delay of other inputs  
(cannot be handled by adding more gates)

To fix hazards: identify op exp

draw ff, find values

plot in k map

merge disjoint values

### To Do:

1. 3 Asynchronous design questions

2. Unit 1

3. Registers

4. SPLD Theory from unit 5

5. Go through everything again

4x1x2  
111  
110  
4x1