Microprocessors

Unit -3

* Questions on Mamory Interfacing?

Remember: RAM on
top ROM on the
bottom
RAM start at 00000H
ROM ends at FFFFFH

With the 8086 microprocessa.

Step1: Find the no. of address lines needed for the ROM 2 RAM.

RAM - no of chips = 2

Total size =
$$4x + 4x = 8x$$

= $2^3 \times 2^{10}$

= 3^{13}

Total size = 8 x

= 213

= 13 address lines

Step 2: Find out starting and ending address for each

ROM addresses: end = FFFFFH

ROM size = 8% = 23 x 210 = 213

$$\frac{1}{1} \frac{1111}{F} \frac{1111}{F}$$

$$\frac{1}{1} \frac{1111}{F} \frac{1111}{F}$$

$$\frac{1}{1} \frac{1111}{F} \frac{1111}{F}$$

$$\frac{1}{1} \frac{1111}{F} \frac{1111}{F}$$

$$\frac{1}{1} \frac{1}{1} \frac{1}$$

Start = FE 000 Hend = FFFFFH You can put the RAM anywhere, but for the stre sake

continuity:

end = FDFFFH

Size = 8x

= IFFF H

beginning: FDFFFH

IFFHH

FCOODH

start = FC000Hend = FDFFFH

Step 3: Draw the memory may

	AIA	AIS !	AIT	Aw	AIS	Alu	AB	D13	011	101 A	Pal	As1	150	A6	P5	PH	<i>b</i> 3	A21	A, F	10
EPROM	1	1	1	1	1	1	1	0	ь	0	0			0	0	0	0	0	0	10
	١	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 -	1	1	1	1
RAM	1	1	1	1	1	1	0	0	0	0	0	0	0	10	0	0	0	9	1	1
KHIN	1	1	1	1	1	1	0	1	1	1	1	1	1		1	1	1	1	0	0
			1	130			1		1			1,	1		1	1	11	1	1	1


no. of address lines = 13

=> A0 - A12

Step4: Figure out the chip select lines
A13 - A19 to be used for cs

Differentiate between EROM and RAM with A13
Select even bank with A0

odd bank BHE



2) Interface 2 chips of 16x 20 EPROM and 2 chips of 30x x8
RAM with 8086

Step 1: Find the no of address lines needed for Rom & RAM

ROM: no. of chips = 2

16x x & ROM

Total size = 32 K

= 35 x 210 = 215

=> 15 address lines

RAM: no. of chips = 2

32x x8

Total size = 64x

= 26 x210 => 216 = 16 address lines

Steps: Find the starting & ending address for each

ROM: ending address = FFFFFH

RAM: starking address = 00000 H

100 E E E

ending address = 00000 H FFFFH 0FFFFH

starting address = F80004 ending

starting oddres = 000 00 H endits = DFFFFH


s step 3: Draw the memory map

	1 1460	5	4163	+110	A15	12/12	MB	4.13	141	110	101	41	100	47	De 1	100	10	13	11-	3/1	41	9
1	1,	1	1	1	1	0	0	0	10	1	0	0	0	0	0	10	0	10	1	0	0	0
ELKON!	1	1	1	1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1
RAM	0	0	0	0	0	0	0		0	0	0	0	0	1	0/0		0	d	0	0	0	0
	9	0	0	0	1	1	1	1		1	1	1	1		1/1		1	1	1	1	1	1

Step4: Figure out the chip select lines

ROM - 15 address lines => A15 - A19 used & chip select

RAM - 16 address lines => A16 - A19 used for chip select



3) A circuit containing 32 KB of RAN is to be interfaced to an ROSE so that the first address of the RAN is at 44000 H.

what is the entire range of the RAM address?

Starting addres = 48000H size = 32 NB = 215

= 111 111 1111 1111

range = 48000H to


HEFFE


ending adds = $\frac{48000 \text{ H}}{4 \text{ FFF}}$

* I 10 Interfacing

There are a ways of interfacing.

- (1) Memory mapped I/O
- (1) Ilo mapped Ilo





Memory mapped I(0

I mapped IIO

- 1 20 bit addresses
- 1. 8 or 16 bit addresses
- a. The ID ports or peripheral can be treated like memory wahens so all instructions related to memory can be used for data harafa.
- a. Only In and out instructions can be used for data transfer between I/o device? the processor.

register to post & vice - versa.

the accumulator & the ports

4. when memory mapping is used for 710 devices, the full memory address space cannot be used for addressing memory.

devices, the full address space can be used for addressing memory.

6. MITO' is thigh


- i- m IIO, leson.
- 6. I lo device data is also diven to also
- 6. ALU operations not directly applicable to input-output date.

Example - Design an ROSE interface & corrie ALP &

0

display. Below the port address suitably use Ito melphod Ito for intertaining.

Ans. if the port is only



0000 1010

ALP

LI " MOU ALLOD

LA: OUT OAH, AL

CALL DELAY

INC OF

CRIP ALIOA

52 LI

THP 12

- Programmable Peripheral Interface 8255
- It he an Ito part this used to invertaging Ito devices with a microbiccera,

Features

Port C.

- That B S-bit directional I/O parts: PortA, Pat B and Parts.
- It provides a 8-put projectional Ilo bouts bout y bout & & your
- 7 There are 8 modes of data transfer simple 210, handstake 210 and bidirectional tandshalle (more reliability)
- The also provides a bit roset mode to after individual bits \$ 07

Prohitecture POILA D7-PD Calabis ⇔ PAO -7 GITOUP A Butter GITOUP A connol 80 WR WRITE MA Group B LO TUTROL conhol LOEM C 00 PESGT #> PBO-7 65

1. Dala bue butter

of sans with the external eyetem data bus

dota to Port A, B or C
command to the control wad

a. Read | corite control Regic

- It aniepts addresses & control signals from the microprocessar
- and also select / revet the sasschip
- The address bits A, , Ao are used to select the port or control and register

For 8255	For 8086	Selection
0 0	0 0	Porl D
0 1	0 1	Port B
10	10	Port C
1 1	1 1	Connoi wood

- 3. Group A control control Por A and Port Cupper.
- 4. Group Boontrol accords controls for B and Port Cowor.

	mode o	model	mode 2
	Simple IIO	Z(owith	Bidirectional data transfer mode.
PA	~	1	Some Harage
PB			MILMO
Pc	1	X flor	X handstaking

handshalling needs

4 additional times

=> give and one of poit c to Poit A (take cupper)

2 2 mos of port c to Port A (take (10000))

* 8255 Control Words

commands come to the same address (86)


msB identifies command type: -> 1 => IIO

TO BER

A. IIO Command

for every port, you need to identify made a direction of ile

	mode of PA	Pa air	Pc a	wage of	. ED Print	Pe L
wode in 210 oberatud	00 - mo 01 - mi 1X - m2	1-1/P	0-10 P	0-7 mo	0-10/6	1-119



from Pcupper or Pc 10wer

a) I lines are free - they can be controlled using the BSR mose,

Data Transfer using the 3 modes

- mode o Pott A & B are used a simple 8-bit bidirectional input ports.
- seach poit can be programmed as input or output men individually

2) Mode 1 (Mändshale IIO)


- > In model, handshave signals are exchanged between the devices before the data hanefer take place.
- 3 lines from Polic for hand shake


printrom

- The peripheral device places data on the port but & informs by making the STB low
- The input poit accepte the data and informs the peripheral to wait by making IBF high . This prevents the peripheral from anding more data to the east (Data loss to prevented)
- 7 8855 interrupts the MP through the INTR line by setting it (when it is free)

to high

- The MP begins to read data by setting the RD to low.
- The soon as it begins to read, the INTR is set back to high, so that there is no duplication of data
- -> Once all the data is read, RD goes back to high
- more data.







working,

the MP writes date on the output port by giving the we eighal.

- Overwriting
- available by making out tow.
- Top device takes data, sets ACT to low
- once olp is complete, set ACK & 2 BBF to high
- Set INTR to high, indicating to UP that is free for the next






ma- Bidirectional Hanshalve 210

- This mode is primarily used in applications such as data handfor between 2 computers.

To this mode, Port a = bidirectional port


Port 8 = mode 0 or mode!

- Port A uses 5 signals from Port c as handshake signals findate travers.
- or as handshake & port B.




Different Combinations of Mode Ito


mode 9 5 mode 0 - INDAF




mode 2 3 mode 1 - output



mode 28 made 0 - Output



mode & & mode 1 - that




* Times Interface - 8053/8054

Produce delays by countings, a kind of hardware delay

The benefit is that the processor is still free to carry out other activities while 8253 does the delay counting

Since it has comed 16-bit counters, it can count to FFFF (65,535)

is & bits - must be given in 2 cycles (cower bytes then higher bytes)



color steps of operation

- Road count into the reg in acycles ..

-> Apply a clock pulse (clx) - decides the Frequency at which the timer decrements - used as a trigger to cause the next charge

To enable counting, set Gate to 1.

setting the out teds.

Architecture


- The data bus buffer takes in the count value


There are 3 counters, each with their wan clk, gate, out.

operation) can be given through the data bus.

conhol word register.

The addressing is done with the read | write logic with






Register

Control

CS



Counter

write a prom to modure a sq. wave of 1xHz from an input freq


$$op = \frac{i/p}{count}$$
 count = $\frac{16.525 \times 10^6}{1 \times 103}$ (convert to hex)

Mode o - Interrupt on Terminal Count (5)

- Program counter to an Initial value.
- The counter count down, reaches o & then stops.


working:

- · Load count Into 8253 w/ wR
- · Set gode to high
- * Begin count after count a loaded
- . Set out to high (1), at terminal count



mode 1- Programmable one Shot


- Counting can be retiring ered again and again with the help of the rising edge of the gate input
- to how & back to less as high again, once counting is do no.



mode 2 - Rate Generator



- becomes a divide by n' counto.
- Grate remains high throughout (only mode 2 is weid)
- during the terminal count, the out pin goes low for one clock period.




mode 3 - Equare voave generator




The period and low to another half

-> If the wount is odd - the of p will be high to (n-1)/2 -> Grave is at high throughout



Towns down to terminal counts and then gives a strobe output, i-e the output goes to cogical o for one clock pulse, and then

goes back to logical 1.



Mode 5 - Hardware Triggered Strobe (5

- Similar to mode 1, because the rising edge of the higger input Starts the counting of the counter.

-> called how triggered because the gate pin triggers the count

This retriggerable, and count will start agin of there is another

rising odge. for the shope, out goes tow for one clack pulse

we -	109	4					1		++	+	+	+	-	1
GIATE		grie	ingo	e.	- 2	risina	0490				-	-		+
T		4	3	2 1										
OUT				0	4	3	2	1	0		1			
			×	ector										

Therrupt Mary Register

(IMR)

enso a coscode

SF / EN

cass elemparato

- J Themapt Request Register (IRR) has 8 interrupt lines IRO-IRT

 -set corresponding bit when interrupt

 request occurs on a line.
- In-service register (ISR) stores the level of the interrupt request which is currently being serviced
- 2) Interrupt mask register (IMR) Stores the mocking pattern
- 4) Priority resolver examines the IRR, IER and IMR to determine which interrupt is of the highest priority
- 5) Control waic INT send interrupt to MP

 INTA interrupt acknowledge

Working

- 1. One or more of the interrupt request lines (IRO-IR7) is set
- 2. The 8559 evaluates there requests and sends an Int to the CPU, if appropriate.
- 3. The CPU acknowledges the Int and responds with an Inta pulse
- 4. Upon receiving the INTA from the CPU group, the highest
 priority ISR bit is set, and the corresponding IRR bit is read
- 5. The 8086 cends another INTH pulse. On this second interrupt acunowledgement eyere, 8359 sends the interrupt vector byterd data to the CPU, which is a pointer of the interrupt to be processed
 - 6. This completes the interrupt cycle.
 The ISR bit is reset after the third INTA pulse

892d Command Modes


There are a command words in 8359

Definition command words (ICWE): Before normal operations begin, each 83 C5 9A must be brought to a starting point.


There are 4 ICWS

Deration Command Words (DCWs): They command the Each of they are operate in various interrupt modes. There are 3 ocus (they are optional).


* 8059 Initialization Sequence



3



(%)




20

ID

X

X



nested made

ocws

nocwi

us	we	W2	my	m3	W3	/ mi	we
		1=0	nask	20	1	17	

ocm 5

TRISL	EOZ	0	10,	12	14	Lo	1.
relation	endot			000	-007	- IE	- IR


Somo

120	ESMM	EMM	О.	11	p	RR	RIS
	Contract Contract	node		7.07	Poll		~
	00				(100)	0	0 - x
	01.	- x	SMM			,	1
	0	1 - ent	er smy	4			- read Ist

	A0
7001	0
Zco 2	1
Icm 3	1
7cm 4	1
οςωι	1
0002	0
pcm3	0

8259 Working modes

- (1) Fully wested mode
 - defaut mode entered after initialization
 - Torder interrupts from IRO-IR7
 - write sequence of ops from architecture
- 2) Rotating Priority made
 - -> After an IR on a particular line is cerviced, move it to the bottom, by rotation



- 3) Special mark mode
 - -> to dynamically alter eyetem priority shuckive
- The eq. may want to inhibit lower priority requests
- In special mash mode, when a mark but is set at accol, it inhibits farther interrupts at that level, and allows interrupts at all other level

4) Polled mode

- -> 4P aobs 8259. if there any interrupts
- -> In response, the 8059 gives back a poll word
- -> can be achieved by cetting P=1 in DCW3

* 8279 Reyboard Display Controller


* 8237 | 8257 - DMA Controller

- DMA is a process by which an external device takes over control of the system bus from the CPU.
- -> Drup is used for high-speed data transfer from I to mass storage peripherals.
- -> Blocks of data is transferred directly between memory & the peripherals.
 - The data doesn't go through the microprocessa but the data bus is occupied.

8259 In Pascaded Made Adds Bus TUZ TRO ATVIE SP/EN 46V . eo TOR Fo 5 CASA CASI caso 8086 JE8 TWI a Twee Cs - IR15 36 | EV

Addren Bus

- A DNA controller interfaces with several peripherals that may request DNA.
- programmable device.
- -> It is a 4 -channel device.
- and respect of addressing by bytes section of memory.



- I. An ITO device requests the DNAC, to perform DMA transfer, is
- a. The princ in turn sends a request signal to the MP through the
- 3. The MP finishes the current machine acce & releases thosystands
- 4. It acknowledges receiving the HOLD signal through the HLDA like

 5. The DNA acquires control of the system bus. The DNAC sends

 the DNCK signal \$ to the I/O peripheral 8 DNA transfer begins

 6. After every but as is transferred, the address register is incremented,

 and the count register is decremented.
- 7. This con knues his the Terminal Quant
- E. The system bus is released by the DMAC by making Holder HP takes control of the system bus a continues its operation

* 8837 Registers

- 1. Qurrent address registers
 - Tone 16-bit register for each channel
 - holds address for current DIAN harsfa
- 2. Current word register
 - -> keeps the byte count
 - -> generates the terminal count when the count goes from 0- FFFF

1. mode requirer

- program each channel to:

Wiread or write

(11) autoin croment | autoclearement the address

(iii) autoinitialize the channel

Request register - For software initiated DNA

made register - disable a specific channel

. status register

. Temporary register - used for memory to memory transfers

t Types of Data Transfer

8237 supports 4 types of data transfer

1. Single apple transfer

- only single mansfer takesplace

- useful for clow devices

a. Block transfer mode

-> transfers data until TC is generated or external EOP signal is received

3. Demand hansfer made

- similar to block transfer mode

The addition to To and EDP, mansfer can be terminated by deachivering DREQ signal

4. Cascado mode

- we ful to expand no . of channels beyond 4,

* Serial vs. Parallel Data Transfer

Serial

Parallel

ruses a single line

- uses an n-bit data line

data


- * Synchronous Vs. Asynchronous
- it transfers extra bits (start 2 stop bits) auring data
- -> Synchronous does not transfer extra bits. However, it required

* 8851 USART

Transmitter is capable of implementing either an asynchronous or synchronous serial data communication

The sabi can:

- (i) receive parallel data from CPU 2 transmit serial data after conversion
- (ii) receives sevial data-from the outside & transports parallel data to the CPU after conversion.



Data Bus Buffer - an & bit bidirectional data bus, that

(i) gets control words 2 transmits data from the cru

(ii) sends status words 2 receives data from the cru

CLX - internal device timing

WRIRD - active low signals for reading & writing

C/D - select whether to send data or command & status
TS - chip select words

TND - olp terminal for sending

is ready to accept a transmitted character

TXEMPTY - indicates all characters
have been mansmitted

Txc - determines transfer speed of transmitted data.

RXD - terminal that receives corras

RARRY - indicates that 8351 has a character that is ready to READ

Fixe - determines the transfer speed of received dates.

v

(X) SYNDET | BD - Function changes according to mode

(a) In internal synchronaus mode

To status word is read, the terminal will be reset

(b) In external synchronous mode

Thigh => 8051 starts receiving data characters

(C) In Asynchronous mode

- high - when a break character is detected.

DSR - IP POIL For modern interface

DTR - OUL PUT PORT FOR MODEM interface

cts - connot a honomit circuit - input termix al

RTs - control reception - output terminal

* Configuration modes of 8251

ES	01=	-	_ 1	
	حاق	RD	WR	opera han
0	\	0	1	command read status -> CPU
0	1	\	0	command write control word CPU
0	0	0	1	data read => CPU = data.
0	0	1	0	data withe > CPU -> data.

* Initialization & 8251


Load mode instruction

Load syn char

Load cmd inst

Ves. reser?

- 1. Mode Instruction setting a function
- a. Command setting of operation
- 3. Status word to see internal status



SI	SEB.	PRESID	PEN	L2	14	82	10
stop t	Re Peran	Pair	ny check	-	cter les au	V	BI med rate
01 - 10 - 11 - 11 - 11				00 - 5	o bits	0 6	0

Synchronous

Scs	ESD	EP	PEN	L2	4	10,	0
no of sque. characters 0-2 crawins 1-1 characters	J syncmate o-int I-ext		ning	ch	aracter		

(2) Command word

		TRTS	LER	SBRX	RXE	DTR	TXEN
1 EH	I = into	arral	1= reset error flag	to sented breakchar.	l=receive		1 = enable hademan

mude

DSR SYNCH FE DE PE TXEMPTY RXTOCKY TRICKY

* Sasi Programming

A. Initialization of 8851

I move command register address into DX

MOU DX, OFFFRH

l'aumny command to ensure that is used to ensure that the device winth

mov ALI OOH

DUT DX AL

mov cx, a

DO: LOOP DO

DUT DY , AL

mor cx12

do this 2 more times

(delay)

D1 . LOOP P1

DUT PXIAL

mov cx12

1: LOOP PL

BUT MOV ALIHOH

JA, KO TOO

MON CX12

Used command word

P3 : LOOP 03

mor ALI CZ

(see steaders word

DUT PIAL

B. Transmitting Data using Polling Mode

WON DY! DEELSH

Testl: In ALI DX

AND ALL SIH

-> see status word

SEL DER & TXRPY

CMP ALIBIH

THE TOU!

MON DX 1 OF FOH

mov AL, data to said

OUT DX, AL

War by, OEEE 9H

TOSE D': BLIDX

AND TOO AL, DRH

see satus word

set DERED

RX RDY = 1

Roll


ARDO BL

JZ TOSE Q

MON DXI OFFEOH

XAIJA NI

eget data



9

spow pollo

C2 = control register

mor Bx, 1100 = red to co = gata redister.

TEN : IN ALICE &

TEST ALIOT

keep chedung for a key press

JZ Tost

MOV ALIHO & read FIFO RAM

OUT CZIAL

IN ALICO -take input 2 store co=data+earter

mov [BX], AL ~ move to register

HLT

D5, D6, D7 used to set

Interrupt mo de

V Initialization mode.

MOX ALIDO

mor Egoil, AL

20,20,0,0,00

D7 06 D5

0 0 1 -clock

0 10 - read FIFD

mode

11 - read display

110 - clear FIFO

11 Interrupt Roukne

PUSH SI

PUSH AX

PUSHE

mov 55, 1901

mov [qoi], 40 - Tread FIFO

DEC SI

mor ALI [SI]

AND ALI 3#

may [2500], AL

Memory Interfacing

CAT-2 - Q8

4 chips of 32x x8 RAM with the Following address mapping

ROM 122	F 0000 - FFFFF
RAM 12 2	DODOO - DEFET
RAW 324	EDDOO - EFFFF

Ans Step1 - find no. of address lines

ROM - Sizo = 2 x 32 = 647 = 26 x 210 = 216


= 16 address lines

RAM - size = 2 x 3 2 = 64 x = 26 x 210 = 016

= 16 address linea

=> AO - AIS (AO FORCS)

Step2	4	Pince	0.1	y m		-				. 1	•										
7	Pia	A	181	PIO	ALE	ALS	AIL	ABI	U13	Au	Diole	de	J810	27/2	elo	2/5	up.	3/6	15/	A	A
ROM FORCE O	1.	1	1	1	١	0	0	0		0	0	>	0	0	00	0 10	0/0	1	0	0	0
(F) (C)	1	1		1	1	1	1	1	1	1	1	1	7	1	1	1	1	(1		1
	1,	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM	3	+	,	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
60		+	1	1	0	-	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
è	, É		1	+,	0	1	1,	1	1	1	1	1	,	1	1	1	1.	1,	1,	1,	II,




CAT-2 Q2

Identify the 8255 BSR mode control word for setting PC7.

Ans.

Exmat



The control word is:

KOIX	X	X	1111		1 1
------	---	---	------	--	-----

@ CAT-2 Q5

Identify the status of PORT c in 8855 cifter executing the following 8086 code snippet.

mov AL, 80

OUT control-req-addr-of-8255, AL


mov AL, OFT

OUT port-c-addr-of-8255, AL


mov AL, 07

out control-req-addr-of-8253, AL

Ans Linel: mov AL180




Initialize, and ILD control word



Initialize post I/o control word

port c upper is set to tapa output mode.

Lines: MOV ALIDT



set to BSR mode set PC3 shuet

8255 Interfacing Questions

This hurt a system that interfaced 8355 with 5056 to display the count of even numbers in BCD format after examining an array of 16 'eight bit numbers attainable in memory to seven segment displays connected to port and port B. Use memory mapped Ito for interfacing 2 assume the port addresses as Port n = 05000, port B = 05001, port c = 05000 d.

Connot req = 05003, ps = 0000. Explain the system design along with 5056 ALP and explain the changes required of the southern demands Ito mapped Ito

Ans For memory mapped I/O - control word = 20 bits cm= 08003 = 0000 1000 0000 0000 Block diagram A Do - D7 BCD to Tseq. RD decoder 8255 8086 Ao AI BCD to 7 509 decade Cs 女

Assemby Rogram

Initialize the control register

MON DX , 08 003H

mov ALI SOH

mov

DUT DX, AL

0 dirA dirCu mde di modeof made 1=ilp Ozolp

= 8DH

THE SHAPE OF PERSON AND THE

Instalize an array of & bit number

MOV SI, 1000H

mov cx, 16

set counter mor ALIO

count-loop:

mor DL, [SI]

AND DLIDI # check if even

JUS NOT EVEN

INC AL

NOT EVEN:

INC SI LOOP COURT LOOP

convert Hex to BCD MOV AHIDO. MDV BL , 64

DIY BL

BX = BX = BT

AH= 10

mor DL, AL

AL= R

move

mov AL, AH

remainder to DL more quotient to AH

MOV AHIDD AHIAL WON Bri DU 0000 XXXX DIV BL DE DE

A STREET STREET

remainder quebient the state of the s

mov chioy ROR ALICL

suacep move around by 4

804 AB

A moving results to output

mov DX, 08000H

MOV BH, AH

OUT DX, BH

DX , 08001H mon

BLIAL mor

DX , BL TUO

HLT

QQ. Construct a eyesem that interface 8355 w/ 8086 to display the country sequence in BCD using 7 seament.

LED displays connected to port A and B. The sustem should act as an up counter when the ewitch connected to PCT 6

D & as a down counter when it is water. The country

counts from (00) to b (a9)to. Use 310 mapped 36.

Port addresses: A = 8000 C = 8000

control req = coo3.

Explain the design w/ sock ALP 2 explain changes of mem-

Ans
The PX, 8003H

TH AL, 80H

OUT PY, AL

MON DT '& DOODH Stripalise const

Count_ loop

MAD

THE ALIED H

JN2 down counter:

up- counter: sall suspect

CMP SI, DH

JAE DESERB reset

down - wunter:

IMP output

DEC SI

CMP SI, DL

2B Lever

reset!

MOVE STIPL

THP COURT-LOOP

output:

MOV AHIOO

mov AL , SI

MOV BLIGH

DIA BT

mor OLIAL

MON ALIAH

mor AHIDO

mor BLIDA

DIN BL

mor CLIOH

ROR ALICH

HOUDED, Xa vom

mox BHIAH

mor DX, 08001 H.

mor BLIAL

OUT DX , BL

HLT

Value 1..... 717

10,00 1000

197 = 901

9004 117

and the same of

and the same of th

2 - 1 -11 -111

illy in-

10.10 - 1000

(ME) 100 20 m

parties of the same

127