## System Verilog Basics

- 1. Different ways to generate a Clock Signal https://www.edaplayground.com/x/eLGe
- 2. Array basics
  - a. Fixed Size Array <a href="https://www.edaplayground.com/x/hdL8">https://www.edaplayground.com/x/hdL8</a>, <a href="https://www.edaplayground.com/x/9qTn">https://www.edaplayground.com/x/9qTn</a>
  - b. Dynamic Array <a href="https://www.edaplayground.com/x/tTFv">https://www.edaplayground.com/x/tTFv</a>
  - c. Queue Array <a href="https://www.edaplayground.com/x/uh4">https://www.edaplayground.com/x/uh4</a>
- 3. Initialize Array with different loops <a href="https://www.edaplayground.com/x/Sdbq">https://www.edaplayground.com/x/Sdbq</a>
- 4. Use Case of pass by value and pass by reference <a href="https://www.edaplayground.com/x/TDCu">https://www.edaplayground.com/x/TDCu</a>