Vector Display Processor Project

Project Group: Group 19

Project Member:

RONG JI 01090938 (RCB+CB)

Andrew Kubal 00888321 (DB+CB)

Top Level Design Synthesis VDP RTL





Figure 1 VDP Synthesis RTL

Clock frequency required for VDP

```
# Synospys Constraint Checker(syntax only), version maprc, Build 1911R, built Nov 26 2013
# Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are prop
  # Written on Mon Mar 21 16:38:02 2016
  Top View:
                          "vdp"
10 Constraint File(s):
12 #Run constraint checker to find more issues with constraints
16
17 No issues found in constraint syntax.
24 Start
25 Clock
                                       Clock
             Frequency
                          Period
                                       Type
                                                   Group
26 ------
27 vdp|clk
             120.6 MHz
                          8.290
                                       inferred
                                                   Autoconstr_clkgroup_0
```

Post-synthesis Modelsim Results



Pre-synthesis Modelsim Results

